{"id":"https://openalex.org/W2110895508","doi":"https://doi.org/10.1109/isqed.2009.4810274","title":"Architecture design exploration of three-dimensional (3D) integrated DRAM","display_name":"Architecture design exploration of three-dimensional (3D) integrated DRAM","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2110895508","doi":"https://doi.org/10.1109/isqed.2009.4810274","mag":"2110895508"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810274","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810274","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052458508","display_name":"Rakesh Anigundi","orcid":null},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rakesh Anigundi","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA","Rensselaer Polytechnic Institute Troy, NY, USA"],"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Rensselaer Polytechnic Institute Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100706029","display_name":"Hongbin Sun","orcid":"https://orcid.org/0000-0003-2153-2906"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongbin Sun","raw_affiliation_strings":["Xi'an Jiaotong University, Xi'an, Shaanxi, China","Xi'an Jiaotong University, Shaanxi, China"],"affiliations":[{"raw_affiliation_string":"Xi'an Jiaotong University, Xi'an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]},{"raw_affiliation_string":"Xi'an Jiaotong University, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113691098","display_name":"Jian\u2010Qiang Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jian-Qiang Lu","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA","Rensselaer Polytechnic Institute Troy, NY, USA"],"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Rensselaer Polytechnic Institute Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006982370","display_name":"K. Rose","orcid":null},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ken Rose","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA","Rensselaer Polytechnic Institute Troy, NY, USA"],"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Rensselaer Polytechnic Institute Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100378828","display_name":"Tong Zhang","orcid":"https://orcid.org/0000-0003-4325-4257"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tong Zhang","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA","Rensselaer Polytechnic Institute Troy, NY, USA"],"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Rensselaer Polytechnic Institute Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5052458508"],"corresponding_institution_ids":["https://openalex.org/I165799507"],"apc_list":null,"apc_paid":null,"fwci":3.6549,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.93111571,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"86","last_page":"90"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8656152486801147},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.8103924989700317},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6877936124801636},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5292056798934937},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4808105230331421},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45048806071281433},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.44936951994895935},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4271157383918762},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33541783690452576},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.16896283626556396},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.12968748807907104},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1265248954296112},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09060508012771606}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8656152486801147},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.8103924989700317},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6877936124801636},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5292056798934937},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4808105230331421},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45048806071281433},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.44936951994895935},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4271157383918762},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33541783690452576},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.16896283626556396},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.12968748807907104},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1265248954296112},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09060508012771606}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2009.4810274","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810274","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W153321780","https://openalex.org/W2034879482","https://openalex.org/W2046574526","https://openalex.org/W2117816012","https://openalex.org/W2122636510","https://openalex.org/W2130418369","https://openalex.org/W2131413854","https://openalex.org/W2137893918","https://openalex.org/W2143807959","https://openalex.org/W3139689176","https://openalex.org/W3142047130","https://openalex.org/W3203143386","https://openalex.org/W4211113724"],"related_works":["https://openalex.org/W1902394829","https://openalex.org/W2269247540","https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W4297812927","https://openalex.org/W2335743642","https://openalex.org/W2800412005","https://openalex.org/W1976244802","https://openalex.org/W4386903460"],"abstract_inverted_index":{"Motivated":[0],"by":[1,59],"increasingly":[2],"promising":[3],"three-dimensional":[4],"(3D)":[5],"integration":[6],"technologies,":[7],"this":[8,38],"paper":[9,39],"reports":[10],"an":[11,64],"architecture":[12,48],"design":[13,116],"of":[14,80,101,152],"3D":[15,36,46,60,91,114,131],"integrated":[16],"dynamic":[17],"RAM":[18],"(DRAM).":[19],"To":[20],"accommodate":[21],"the":[22,54,72,78,88,99,121,150],"potentially":[23],"significant":[24],"pitch":[25],"mismatch":[26],"between":[27],"DRAM":[28,47,105,115],"word-line/bit-line":[29],"and":[30,109,126,136],"through":[31],"silicon":[32,122],"vias":[33],"(TSVs)":[34],"for":[35,98],"integration,":[37,61],"presents":[40],"two":[41],"modestly":[42],"different":[43],"coarse-grained":[44,90],"inter-sub-array":[45,66],"partitioning":[49,92],"strategies.":[50,93],"Furthermore,":[51],"to":[52,70,86,148],"mitigate":[53],"potential":[55],"yield":[56],"loss":[57],"induced":[58],"we":[62,82],"propose":[63],"interdie":[65],"redundancy":[67,145,156],"repair":[68,74,146,157],"approach":[69],"improve":[71],"memory":[73,144],"success":[75],"rate.":[76],"For":[77],"purpose":[79],"evaluation,":[81],"modified":[83],"CACTI":[84],"5":[85],"support":[87],"proposed":[89,153],"Estimation":[94],"results":[95],"show":[96],"that,":[97],"realization":[100],"a":[102,143],"1":[103],"Gb":[104],"with":[106,130,133],"8":[107],"banks":[108],"256-bit":[110],"data":[111],"I/O,":[112],"such":[113],"strategies":[117],"can":[118],"effectively":[119],"reduce":[120],"area,":[123],"access":[124],"latency,":[125],"energy":[127],"consumption":[128],"compared":[129],"packaging":[132],"wire":[134],"bonding":[135],"conventional":[137],"2D":[138],"design.":[139],"We":[140],"further":[141],"developed":[142],"simulator":[147],"demonstrate":[149],"effectiveness":[151],"inter-die":[154],"inter-subarray":[155],"approach.":[158]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":5}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}