{"id":"https://openalex.org/W2152476509","doi":"https://doi.org/10.1109/isqed.2008.4479832","title":"Runtime Validation of Transactional Memory Systems","display_name":"Runtime Validation of Transactional Memory Systems","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2152476509","doi":"https://doi.org/10.1109/isqed.2008.4479832","mag":"2152476509"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479832","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022122751","display_name":"Kaiyu Chen","orcid":"https://orcid.org/0000-0002-4464-0953"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kaiyu Chen","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085975362","display_name":"Sharad Malik","orcid":"https://orcid.org/0000-0002-0837-5443"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sharad Malik","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084851156","display_name":"Priyadarsan Patra","orcid":"https://orcid.org/0000-0002-9585-0598"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Priyadarsan Patra","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, USA","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5022122751"],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":null,"apc_paid":null,"fwci":4.0327,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.94356275,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"750","last_page":"756"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8667166233062744},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.788017749786377},{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.5968891382217407},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.549254834651947},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5023119449615479},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4559318721294403},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4329468011856079},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.43160921335220337},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.42944878339767456},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.4286220073699951},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32099005579948425},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2757400870323181},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2497255504131317},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.23542585968971252},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.22836801409721375},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1367780864238739},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.12631699442863464}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8667166233062744},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.788017749786377},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.5968891382217407},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.549254834651947},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5023119449615479},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4559318721294403},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4329468011856079},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.43160921335220337},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.42944878339767456},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.4286220073699951},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32099005579948425},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2757400870323181},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2497255504131317},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.23542585968971252},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.22836801409721375},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1367780864238739},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.12631699442863464}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2008.4479832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479832","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1986913310","https://openalex.org/W2029601347","https://openalex.org/W2034022105","https://openalex.org/W2039509099","https://openalex.org/W2092911542","https://openalex.org/W2105945277","https://openalex.org/W2108806129","https://openalex.org/W2113751407","https://openalex.org/W2118033476","https://openalex.org/W2119913792","https://openalex.org/W2140318192","https://openalex.org/W2145021036","https://openalex.org/W2149179427","https://openalex.org/W2149473197","https://openalex.org/W2150148998","https://openalex.org/W2151845324","https://openalex.org/W2162351670","https://openalex.org/W3031008239","https://openalex.org/W4205283737","https://openalex.org/W4238549726","https://openalex.org/W4242169030","https://openalex.org/W4244583165","https://openalex.org/W4248445118"],"related_works":["https://openalex.org/W3097218026","https://openalex.org/W4390481443","https://openalex.org/W2010842983","https://openalex.org/W2545414197","https://openalex.org/W2131200199","https://openalex.org/W2150005717","https://openalex.org/W2749207361","https://openalex.org/W2034700470","https://openalex.org/W2801659869","https://openalex.org/W1881134983"],"abstract_inverted_index":{"Transactional":[0],"Memory":[1],"(TM)":[2],"has":[3,24],"been":[4,25],"proposed":[5],"as":[6,108,110],"a":[7,62,72,87,123],"promising":[8],"solution":[9],"to":[10,38,42,82,95,115],"effectively":[11,132],"harness":[12],"the":[13,29,44,68,84,105,111],"increasing":[14,53],"processing":[15],"power":[16],"of":[17,33,47,52,71,86,99],"emerging":[18],"multi/many-":[19],"core":[20],"systems.":[21],"While":[22],"there":[23],"considerable":[26],"research":[27],"on":[28,122],"design":[30,54,106,131],"and":[31,56,90],"implementation":[32],"TM":[34,73,125],"systems,":[35],"it":[36],"remains":[37],"be":[39],"shown":[40],"how":[41],"address":[43],"validation":[45,64,136],"challenge":[46],"such":[48],"systems":[49],"in":[50],"face":[51],"bugs":[55],"dynamic":[57],"errors.":[58],"This":[59],"paper":[60],"proposes":[61],"runtime":[63,135],"methodology":[65],"for":[66],"ensuring":[67],"end-to-end":[69],"correctness":[70,85],"system.":[74],"We":[75,103],"use":[76],"an":[77],"extended":[78],"constraint":[79,101],"graph":[80],"model":[81],"capture":[83],"transactional":[88],"execution,":[89],"provide":[91],"efficient":[92],"hardware":[93],"support":[94],"perform":[96],"online":[97],"checking":[98],"this":[100,117],"graph.":[102],"describe":[104],"ideas":[107],"well":[109],"key":[112],"optimization":[113],"techniques":[114],"make":[116],"approach":[118],"practical.":[119],"Experiments":[120],"based":[121],"state-of-the-art":[124],"system":[126],"framework":[127],"show":[128],"that":[129],"our":[130],"performs":[133],"system-level":[134],"with":[137],"relatively":[138],"small":[139],"overhead.":[140]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}