{"id":"https://openalex.org/W2132496963","doi":"https://doi.org/10.1109/isqed.2008.4479744","title":"Fast Timing Update under the Effect of IR Drop","display_name":"Fast Timing Update under the Effect of IR Drop","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2132496963","doi":"https://doi.org/10.1109/isqed.2008.4479744","mag":"2132496963"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2008.4479744","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479744","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002227956","display_name":"Muzhou Shao","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":true,"raw_author_name":"Muzhou Shao","raw_affiliation_strings":["Synopsys, Inc., Mountain View, CA, USA","Synopsys Inc. Mountain View"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys Inc. Mountain View","institution_ids":["https://openalex.org/I1335490905"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5002227956"],"corresponding_institution_ids":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.2206065,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"301","last_page":"304"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.8083783388137817},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.7441731691360474},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.6898510456085205},{"id":"https://openalex.org/keywords/tree-traversal","display_name":"Tree traversal","score":0.6635246276855469},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6185842156410217},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5662583708763123},{"id":"https://openalex.org/keywords/voltage-drop","display_name":"Voltage drop","score":0.524511456489563},{"id":"https://openalex.org/keywords/drop","display_name":"Drop (telecommunication)","score":0.5219447016716003},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.43827447295188904},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4294310212135315},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.42186903953552246},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.4127141535282135},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.396744966506958},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3875391185283661},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35384196043014526},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2150869071483612},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19264554977416992},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13775330781936646},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.12032508850097656},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11492753028869629},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10769903659820557}],"concepts":[{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.8083783388137817},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.7441731691360474},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6898510456085205},{"id":"https://openalex.org/C140745168","wikidata":"https://www.wikidata.org/wiki/Q1210082","display_name":"Tree traversal","level":2,"score":0.6635246276855469},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6185842156410217},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5662583708763123},{"id":"https://openalex.org/C82178898","wikidata":"https://www.wikidata.org/wiki/Q166839","display_name":"Voltage drop","level":3,"score":0.524511456489563},{"id":"https://openalex.org/C2781345722","wikidata":"https://www.wikidata.org/wiki/Q5308388","display_name":"Drop (telecommunication)","level":2,"score":0.5219447016716003},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.43827447295188904},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4294310212135315},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.42186903953552246},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.4127141535282135},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.396744966506958},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3875391185283661},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35384196043014526},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2150869071483612},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19264554977416992},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13775330781936646},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.12032508850097656},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11492753028869629},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10769903659820557},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.0},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2008.4479744","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2008.4479744","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Symposium on Quality Electronic Design (isqed 2008)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1870281100","https://openalex.org/W1919670594","https://openalex.org/W2099766936","https://openalex.org/W2105057268","https://openalex.org/W2131751530","https://openalex.org/W2135742364","https://openalex.org/W2144272826","https://openalex.org/W2157515718","https://openalex.org/W2163626738","https://openalex.org/W4232340320","https://openalex.org/W6675848763"],"related_works":["https://openalex.org/W2533759086","https://openalex.org/W2898647956","https://openalex.org/W2811251486","https://openalex.org/W2132496963","https://openalex.org/W4239401071","https://openalex.org/W2246813539","https://openalex.org/W2067224723","https://openalex.org/W2094215088","https://openalex.org/W4255973033","https://openalex.org/W1989947234"],"abstract_inverted_index":{"As":[0],"the":[1,40,44,47,58,78,82,96,99,110,139,144],"IC":[2],"feature":[3],"size":[4],"advances":[5],"to":[6,67,75,90,123],"nanometer,":[7],"IR":[8,50],"drop":[9,51],"and":[10,19,25,49,62,107],"power":[11,100],"network":[12],"noise":[13],"produce":[14],"significant":[15],"effects":[16],"on":[17,39,115,136],"delay":[18],"signal":[20,105],"integrity.":[21],"Traditional":[22],"timing":[23,48,61,87,131],"analysis":[24,65],"closure":[26],"should":[27],"not":[28,103],"be":[29],"regarded":[30],"as":[31],"complete":[32],"without":[33],"taking":[34],"into":[35],"consideration":[36],"voltage":[37,80],"fluctuation":[38],"PG":[41,63],"network.":[42],"Moreover,":[43],"interaction":[45],"between":[46],"makes":[52],"this":[53,116],"issue":[54],"more":[55],"complicated.":[56],"At":[57],"gate":[59,111],"level,":[60],"rail":[64],"need":[66],"perform":[68],"several":[69],"iterative":[70],"loops":[71],"until":[72],"they":[73],"come":[74],"converge.":[76],"Whenever":[77],"supply":[79,101],"changes,":[81],"conventional":[83],"approach":[84],"of":[85,98],"moment-based":[86],"calculation":[88],"needs":[89],"fully":[91],"re-compute":[92],"from":[93,132],"scratch.":[94],"However,":[95],"variation":[97],"does":[102],"affect":[104],"nets":[106],"mainly":[108],"changes":[109],"driving":[112],"ability.":[113],"Based":[114],"observation,":[117],"we":[118],"propose":[119],"a":[120],"new":[121],"method":[122,128],"efficiently":[124],"calculate":[125],"timing.":[126],"This":[127],"can":[129],"update":[130],"arithmetic":[133],"operations":[134],"based":[135],"results":[137],"in":[138],"previous":[140],"iteration":[141],"rather":[142],"than":[143],"time-consuming":[145],"tree":[146],"traversal.":[147]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}