{"id":"https://openalex.org/W2104351576","doi":"https://doi.org/10.1109/isqed.2007.146","title":"Soft Clock Skew Scheduling for Variation-Tolerant Signal Processing Circuits: A Case Study of Viterbi Decoders","display_name":"Soft Clock Skew Scheduling for Variation-Tolerant Signal Processing Circuits: A Case Study of Viterbi Decoders","publication_year":2007,"publication_date":"2007-03-01","ids":{"openalex":"https://openalex.org/W2104351576","doi":"https://doi.org/10.1109/isqed.2007.146","mag":"2104351576"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2007.146","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2007.146","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"8th International Symposium on Quality Electronic Design (ISQED'07)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100355692","display_name":"Yang Liu","orcid":"https://orcid.org/0000-0001-7300-9215"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yang Liu","raw_affiliation_strings":["Department of ECSE, Rensselaer Polytechnic Institute, USA","Dept. of Electr. Comput. & Sci. Eng., Rensselaer Polytech. Inst"],"affiliations":[{"raw_affiliation_string":"Department of ECSE, Rensselaer Polytechnic Institute, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Dept. of Electr. Comput. & Sci. Eng., Rensselaer Polytech. Inst","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100378820","display_name":"Tong Zhang","orcid":"https://orcid.org/0000-0003-2477-7140"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tong Zhang","raw_affiliation_strings":["Department of ECSE, Rensselaer Polytechnic Institute, USA","Dept. of Electr. Comput. & Sci. Eng., Rensselaer Polytech. Inst"],"affiliations":[{"raw_affiliation_string":"Department of ECSE, Rensselaer Polytechnic Institute, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Dept. of Electr. Comput. & Sci. Eng., Rensselaer Polytech. Inst","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Department of ECE, Texas A and M University, USA","Texas A&M University (USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Texas A and M University, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Texas A&M University (USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100355692"],"corresponding_institution_ids":["https://openalex.org/I165799507"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14732846,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"749","last_page":"754"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8303990364074707},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.8271713256835938},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7502356767654419},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6857637166976929},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5830482244491577},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.574372410774231},{"id":"https://openalex.org/keywords/viterbi-decoder","display_name":"Viterbi decoder","score":0.5090203285217285},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5037094950675964},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4966354966163635},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.48221075534820557},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4504082500934601},{"id":"https://openalex.org/keywords/iterative-viterbi-decoding","display_name":"Iterative Viterbi decoding","score":0.4403287172317505},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41464489698410034},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4143630266189575},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.38771411776542664},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26810693740844727},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24146246910095215},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2096729874610901},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.18568113446235657},{"id":"https://openalex.org/keywords/sequential-decoding","display_name":"Sequential decoding","score":0.16626080870628357},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13087216019630432},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.11224126815795898},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10521277785301208},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09651410579681396}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8303990364074707},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.8271713256835938},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7502356767654419},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6857637166976929},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5830482244491577},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.574372410774231},{"id":"https://openalex.org/C117379686","wikidata":"https://www.wikidata.org/wiki/Q6996459","display_name":"Viterbi decoder","level":3,"score":0.5090203285217285},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5037094950675964},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4966354966163635},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.48221075534820557},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4504082500934601},{"id":"https://openalex.org/C113638808","wikidata":"https://www.wikidata.org/wiki/Q6094410","display_name":"Iterative Viterbi decoding","level":5,"score":0.4403287172317505},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41464489698410034},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4143630266189575},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.38771411776542664},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26810693740844727},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24146246910095215},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2096729874610901},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.18568113446235657},{"id":"https://openalex.org/C193969084","wikidata":"https://www.wikidata.org/wiki/Q7452500","display_name":"Sequential decoding","level":4,"score":0.16626080870628357},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13087216019630432},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.11224126815795898},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10521277785301208},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09651410579681396},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2007.146","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2007.146","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"8th International Symposium on Quality Electronic Design (ISQED'07)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.977.5719","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.977.5719","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cesg.tamu.edu/%7Ejhu/publications/LiuISQED07.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1511469799","https://openalex.org/W2008010980","https://openalex.org/W2011778848","https://openalex.org/W2093660707","https://openalex.org/W2131581217","https://openalex.org/W2136328167","https://openalex.org/W2142599304","https://openalex.org/W4247089581"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W2040807843","https://openalex.org/W4249038728","https://openalex.org/W1999924508","https://openalex.org/W2148462217","https://openalex.org/W3006003651","https://openalex.org/W4247089581","https://openalex.org/W2556166322"],"abstract_inverted_index":{"This":[0],"paper":[1],"concerns":[2],"the":[3,13,30,69],"variation":[4],"tolerance":[5,51],"in":[6,22,73],"signal":[7,23,31],"processing":[8,24,32],"integrated":[9],"circuits.":[10],"Motivated":[11],"by":[12],"fact":[14],"that":[15,47],"variation-induced":[16,53,77],"timing":[17,54,78],"faults":[18],"at":[19],"different":[20,27],"locations":[21],"circuits":[25],"have":[26],"effects":[28],"on":[29,67],"performance,":[33],"we":[34,63],"developed":[35],"an":[36],"importance-aware":[37],"clock":[38,44,71],"skew":[39,45],"scheduling":[40],"technique,":[41],"called":[42],"soft":[43],"scheduling,":[46],"can":[48],"realize":[49],"system-level":[50],"to":[52],"faults.":[55],"With":[56],"state-parallel":[57],"Viterbi":[58],"decoders":[59],"as":[60],"test":[61],"vehicles,":[62],"demonstrated":[64],"its":[65],"effectiveness":[66],"increasing":[68],"achievable":[70],"frequency":[72],"presence":[74],"of":[75],"significant":[76],"faults,":[79],"while":[80],"maintaining":[81],"good":[82],"decoding":[83],"performance":[84]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}