{"id":"https://openalex.org/W2169340912","doi":"https://doi.org/10.1109/isqed.2007.125","title":"Process Variation Tolerant Standard Cell Library Development Using Reduced Dimension Statistical Modeling and Optimization Techniques","display_name":"Process Variation Tolerant Standard Cell Library Development Using Reduced Dimension Statistical Modeling and Optimization Techniques","publication_year":2007,"publication_date":"2007-03-01","ids":{"openalex":"https://openalex.org/W2169340912","doi":"https://doi.org/10.1109/isqed.2007.125","mag":"2169340912"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2007.125","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2007.125","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"8th International Symposium on Quality Electronic Design (ISQED'07)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040292254","display_name":"Shubhankar Basu","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shubhankar Basu","raw_affiliation_strings":["University of Cincinnati, Cincinnati, OH, USA"],"affiliations":[{"raw_affiliation_string":"University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060524169","display_name":"Priyanka Thakore","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Priyanka Thakore","raw_affiliation_strings":["University of Cincinnati, Cincinnati, OH, USA"],"affiliations":[{"raw_affiliation_string":"University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040975645","display_name":"Ranga Vemuri","orcid":"https://orcid.org/0000-0002-4903-2746"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ranga Vemuri","raw_affiliation_strings":["University of Cincinnati, Cincinnati, OH, USA"],"affiliations":[{"raw_affiliation_string":"University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5040292254"],"corresponding_institution_ids":["https://openalex.org/I63135867"],"apc_list":null,"apc_paid":null,"fwci":1.405,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.83647893,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.7758440971374512},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6087982654571533},{"id":"https://openalex.org/keywords/randomness","display_name":"Randomness","score":0.5714560151100159},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.5489618182182312},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.49277880787849426},{"id":"https://openalex.org/keywords/design-of-experiments","display_name":"Design of experiments","score":0.4726506769657135},{"id":"https://openalex.org/keywords/curse-of-dimensionality","display_name":"Curse of dimensionality","score":0.47050851583480835},{"id":"https://openalex.org/keywords/tolerance-analysis","display_name":"Tolerance analysis","score":0.4470663368701935},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.396648645401001},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.39493364095687866},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21272751688957214},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.17644810676574707},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17184939980506897},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.158473402261734},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.13339346647262573}],"concepts":[{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.7758440971374512},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6087982654571533},{"id":"https://openalex.org/C125112378","wikidata":"https://www.wikidata.org/wiki/Q176640","display_name":"Randomness","level":2,"score":0.5714560151100159},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.5489618182182312},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.49277880787849426},{"id":"https://openalex.org/C34559072","wikidata":"https://www.wikidata.org/wiki/Q2334061","display_name":"Design of experiments","level":2,"score":0.4726506769657135},{"id":"https://openalex.org/C111030470","wikidata":"https://www.wikidata.org/wiki/Q1430460","display_name":"Curse of dimensionality","level":2,"score":0.47050851583480835},{"id":"https://openalex.org/C2780080018","wikidata":"https://www.wikidata.org/wiki/Q2439233","display_name":"Tolerance analysis","level":2,"score":0.4470663368701935},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.396648645401001},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.39493364095687866},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21272751688957214},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.17644810676574707},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17184939980506897},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.158473402261734},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.13339346647262573},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2007.125","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2007.125","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"8th International Symposium on Quality Electronic Design (ISQED'07)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W612784192","https://openalex.org/W1558684959","https://openalex.org/W2055180707","https://openalex.org/W2097749440","https://openalex.org/W2101264278","https://openalex.org/W2103829681","https://openalex.org/W2105638176","https://openalex.org/W2109100207","https://openalex.org/W2114909686","https://openalex.org/W2119125081","https://openalex.org/W2120116751","https://openalex.org/W4233746278","https://openalex.org/W4235038826","https://openalex.org/W4237972255","https://openalex.org/W4255800147"],"related_works":["https://openalex.org/W2086454187","https://openalex.org/W2023390409","https://openalex.org/W2981682440","https://openalex.org/W2949177364","https://openalex.org/W2012842278","https://openalex.org/W1995265966","https://openalex.org/W2361540991","https://openalex.org/W2118315237","https://openalex.org/W1994017041","https://openalex.org/W2169340912"],"abstract_inverted_index":{"Parametric":[0],"yield":[1,9,18],"has":[2,23,57],"a":[3,108],"direct":[4],"impact":[5],"on":[6],"the":[7,33,45,52,105,127,130,136,146,150,158,162],"profit":[8,100],"of":[10,35,47,54,72,122,129,152,160],"designs.":[11],"In":[12,102],"sub-90nanometer":[13],"domains,":[14],"ensuring":[15],"acceptable":[16],"parametric":[17],"by":[19],"corner":[20],"case":[21],"analysis":[22,39],"become":[24],"inaccurate.":[25],"Increasing":[26],"clock":[27],"requirements":[28],"and":[29,38,66,68,98],"process":[30,55,80,153],"variations,":[31],"necessitates":[32],"use":[34,141],"statistical":[36,48,117],"modeling":[37],"techniques":[40,49],"for":[41,119],"performance":[42,170],"optimization.":[43],"However,":[44],"dimensionality":[46],"due":[50],"to":[51,59,79,87,93,111,134,144],"randomness":[53],"variations":[56,81],"continued":[58],"grow,":[60],"resulting":[61,167],"in":[62,89,149,168,172],"increased":[63],"design":[64,95],"complexity":[65],"run-time,":[67],"degrading":[69],"accuracy.":[70],"Design":[71],"standard":[73,165],"cell":[74],"libraries":[75],"that":[76],"are":[77],"tolerant":[78,164],"is":[82],"still":[83],"inadequate.":[84],"This":[85,125],"continues":[86],"result":[88],"expensive":[90],"re-spins":[91],"leading":[92],"significant":[94],"time":[96],"overhead":[97],"low":[99],"yield.":[101],"this":[103],"paper,":[104],"authors":[106,140],"present":[107],"novel":[109],"technique":[110],"build":[112],"analytical":[113],"equivalent":[114],"models,":[115],"using":[116,161],"techniques,":[118],"intra-gate":[120],"variability":[121],"physical":[123],"parameters.":[124],"reduces":[126],"dimension":[128],"response":[131],"surface":[132],"method":[133],"model":[135],"gate":[137,147],"delay.":[138],"The":[139],"these":[142],"models":[143],"optimize":[145],"delay":[148],"presence":[151],"variations.":[154],"Experimental":[155],"results":[156],"show":[157],"effectiveness":[159],"variation":[163],"cells,":[166],"better":[169],"tolerance":[171],"designs":[173]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}