{"id":"https://openalex.org/W2163580033","doi":"https://doi.org/10.1109/isqed.2006.53","title":"Dual-Vt Design of FPGAs for Subthreshold Leakage Tolerance","display_name":"Dual-Vt Design of FPGAs for Subthreshold Leakage Tolerance","publication_year":2006,"publication_date":"2006-04-07","ids":{"openalex":"https://openalex.org/W2163580033","doi":"https://doi.org/10.1109/isqed.2006.53","mag":"2163580033"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2006.53","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2006.53","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"7th International Symposium on Quality Electronic Design (ISQED'06)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100663599","display_name":"A. Ramesh Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"A. Kumar","raw_affiliation_strings":["Department of ECE, University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112829693","display_name":"Mohab Anis","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Anis","raw_affiliation_strings":["Department of ECE, University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100663599"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":1.8805,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.86591477,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"735","last_page":"740"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7712013125419617},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5776486992835999},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5506800413131714},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.5297081470489502},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5244786143302917},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.47644928097724915},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.461783230304718},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3673378825187683},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32844191789627075},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24905696511268616},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23019939661026},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.206241637468338},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18314090371131897},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12809482216835022}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7712013125419617},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5776486992835999},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5506800413131714},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.5297081470489502},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5244786143302917},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.47644928097724915},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.461783230304718},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3673378825187683},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32844191789627075},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24905696511268616},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23019939661026},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.206241637468338},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18314090371131897},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12809482216835022},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2006.53","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2006.53","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"7th International Symposium on Quality Electronic Design (ISQED'06)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1719300925","https://openalex.org/W1970278706","https://openalex.org/W2022698427","https://openalex.org/W2097521167","https://openalex.org/W2109184501","https://openalex.org/W2122846829","https://openalex.org/W2124021899","https://openalex.org/W2125469204","https://openalex.org/W2137978438","https://openalex.org/W2151731855","https://openalex.org/W4241239131","https://openalex.org/W4242685804","https://openalex.org/W6637449779"],"related_works":["https://openalex.org/W2924345281","https://openalex.org/W2159448561","https://openalex.org/W3023368799","https://openalex.org/W3080559572","https://openalex.org/W2130544382","https://openalex.org/W2171305391","https://openalex.org/W2067581760","https://openalex.org/W2544418033","https://openalex.org/W2019936863","https://openalex.org/W2098419840"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"propose":[4,48],"a":[5,69,87],"dual-Vt":[6,24,32,45,103,140,151],"FPGA":[7,33,91,141,152],"architecture":[8,50,92],"for":[9,29,44,127,146],"reduction":[10],"of":[11,57,72,79,102,107,120,130,134,150],"subthreshold":[12],"leakage":[13,118],"power.":[14],"A":[15],"CAD":[16,142],"flow":[17,143],"has":[18],"been":[19],"proposed":[20],"based":[21],"on":[22],"the":[23,31,38,42,90,99,108,131],"assignment":[25],"algorithm":[26],"and":[27,66,148],"placement":[28],"realizing":[30],"architecture.":[34],"Logic":[35],"elements":[36,65,110],"within":[37],"logic":[39,58,64,74,80,109,135],"blocks":[40,81,136],"are":[41,54,82,137],"candidates":[43],"assignment.":[46],"We":[47],"an":[49],"in":[51,85,98],"which":[52],"there":[53],"two":[55,77,132],"kinds":[56,78,133],"blocks,":[59],"one":[60],"with":[61,68],"all":[62],"high-Vt":[63,73],"another":[67],"fixed":[70],"percentage":[71],"elements.":[75],"These":[76],"then":[83],"placed":[84],"such":[86],"way":[88],"that":[89,97,117],"remains":[93],"regular.":[94],"Results":[95,115],"indicate":[96],"ideal":[100],"case":[101],"assignment,":[104],"over":[105],"95%":[106],"can":[111,122],"be":[112,123],"assigned":[113],"high-Vt.":[114],"show":[116],"savings":[119],"55%":[121],"achieved.":[124],"Design":[125],"tradeoffs":[126],"various":[128],"ratios":[129],"investigated.":[138],"The":[139],"is":[144],"intended":[145],"development":[147],"evaluation":[149],"architectures":[153]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}