{"id":"https://openalex.org/W2172020468","doi":"https://doi.org/10.1109/isqed.2006.26","title":"Analysis of Process Variation&amp;#146;s Effect on SRAM&amp;#146;s Read Stability","display_name":"Analysis of Process Variation&amp;#146;s Effect on SRAM&amp;#146;s Read Stability","publication_year":2006,"publication_date":"2006-04-06","ids":{"openalex":"https://openalex.org/W2172020468","doi":"https://doi.org/10.1109/isqed.2006.26","mag":"2172020468"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2006.26","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2006.26","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"7th International Symposium on Quality Electronic Design (ISQED'06)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111994609","display_name":"Chung-Kuan Tsai","orcid":"https://orcid.org/0009-0005-4696-036X"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chung-Kuan Tsai","raw_affiliation_strings":["University of California, Santa Barbara, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063371595","display_name":"Malgorzata Marek-Sadowska","orcid":"https://orcid.org/0000-0002-3934-7031"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Marek-Sadowska","raw_affiliation_strings":["University of California, Santa Barbara, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111994609"],"corresponding_institution_ids":["https://openalex.org/I154570441"],"apc_list":null,"apc_paid":null,"fwci":3.7609,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.93307157,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"603","last_page":"610"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9009650945663452},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7297989130020142},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.681011438369751},{"id":"https://openalex.org/keywords/stability","display_name":"Stability (learning theory)","score":0.6162393689155579},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5770487785339355},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.519765317440033},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5125874876976013},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.45515793561935425},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4001712203025818},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3305893838405609},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24703997373580933},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.15832677483558655},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10294538736343384},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.04915705323219299}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9009650945663452},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7297989130020142},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.681011438369751},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.6162393689155579},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5770487785339355},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.519765317440033},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5125874876976013},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45515793561935425},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4001712203025818},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3305893838405609},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24703997373580933},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15832677483558655},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10294538736343384},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.04915705323219299},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2006.26","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2006.26","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"7th International Symposium on Quality Electronic Design (ISQED'06)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1505220924","https://openalex.org/W1539533361","https://openalex.org/W1742626251","https://openalex.org/W2002612140","https://openalex.org/W2075966063","https://openalex.org/W2078569392","https://openalex.org/W2132621842","https://openalex.org/W2165923347","https://openalex.org/W2168101540"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W1976168335","https://openalex.org/W2109451123","https://openalex.org/W4378977321","https://openalex.org/W3211992815","https://openalex.org/W179354024"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3,35],"analyze":[4,20],"the":[5,12,16,21,26,33,37,42,49,54,59,66,71,79,84],"effect":[6],"of":[7,78],"manufacturing":[8],"process":[9],"variations":[10],"on":[11,32,53],"SRAM":[13,43],"stability":[14,74],"in":[15],"read":[17,23,38,45,50,67,73],"operation.":[18],"We":[19,47],"SRAM's":[22,72],"operation":[24],"and":[25,83],"DC":[27],"voltage-transfer":[28],"characteristics":[29],"(VTCs).":[30],"Based":[31],"VTCs,":[34],"define":[36],"margin":[39,51,68],"to":[40],"characterize":[41],"cell's":[44],"stability.":[46],"calculate":[48],"based":[52],"transistor's":[55],"current":[56],"model":[57],"using":[58],"BSIM3v3":[60],"model.":[61],"Experimental":[62],"results":[63],"show":[64],"that":[65],"accurately":[69],"captures":[70],"as":[75],"a":[76],"function":[77],"transistors":[80],"threshold":[81],"voltage":[82,87],"power":[85],"supply":[86],"variations.":[88]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
