{"id":"https://openalex.org/W1820517898","doi":"https://doi.org/10.1109/isqed.2005.80","title":"Modeling Layout Effects for Sensitivity-Based Analog Circuit Optimization","display_name":"Modeling Layout Effects for Sensitivity-Based Analog Circuit Optimization","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W1820517898","doi":"https://doi.org/10.1109/isqed.2005.80","mag":"1820517898"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2005.80","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2005.80","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Sixth International Symposium on Quality of Electronic Design (ISQED'05)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083906620","display_name":"H.H.Y. Chan","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"H.H.Y. Chan","raw_affiliation_strings":["Department of Computer and Electrical Engineering, Microelectronics and Computer Systems Laboratory, Montreal, QUE, Canada","Dept. of Comput. & Electr. Eng., Microelectron. & Comput. Syst. Lab., Montreal, Que., Canada"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Electrical Engineering, Microelectronics and Computer Systems Laboratory, Montreal, QUE, Canada","institution_ids":[]},{"raw_affiliation_string":"Dept. of Comput. & Electr. Eng., Microelectron. & Comput. Syst. Lab., Montreal, Que., Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":null,"display_name":"Z. Zilic","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Z. Zilic","raw_affiliation_strings":["Department of Computer and Electrical Engineering, Microelectronics and Computer Systems Laboratory, Montreal, QUE, Canada","Dept. of Comput. & Electr. Eng., Microelectron. & Comput. Syst. Lab., Montreal, Que., Canada"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Electrical Engineering, Microelectronics and Computer Systems Laboratory, Montreal, QUE, Canada","institution_ids":[]},{"raw_affiliation_string":"Dept. of Comput. & Electr. Eng., Microelectron. & Comput. Syst. Lab., Montreal, Que., Canada","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5083906620"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3627,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.63055573,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"390","last_page":"395"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7275928258895874},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.7201367020606995},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6971361041069031},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.6064485907554626},{"id":"https://openalex.org/keywords/a-priori-and-a-posteriori","display_name":"A priori and a posteriori","score":0.4448087513446808},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.43962588906288147},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.43241751194000244},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4020339548587799},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38686954975128174},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.37919384241104126},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3608631193637848},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.2775316834449768},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20352599024772644},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2029646337032318},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12906768918037415},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08622223138809204}],"concepts":[{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7275928258895874},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.7201367020606995},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6971361041069031},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.6064485907554626},{"id":"https://openalex.org/C75553542","wikidata":"https://www.wikidata.org/wiki/Q178161","display_name":"A priori and a posteriori","level":2,"score":0.4448087513446808},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.43962588906288147},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.43241751194000244},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4020339548587799},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38686954975128174},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.37919384241104126},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3608631193637848},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.2775316834449768},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20352599024772644},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2029646337032318},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12906768918037415},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08622223138809204},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2005.80","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2005.80","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Sixth International Symposium on Quality of Electronic Design (ISQED'05)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5400000214576721}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309545","display_name":"Synopsys","ror":"https://ror.org/013by2m91"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1608024616","https://openalex.org/W2049588548","https://openalex.org/W2097345923","https://openalex.org/W2097913753","https://openalex.org/W2100882222","https://openalex.org/W2125819445","https://openalex.org/W2150394672","https://openalex.org/W2161557492","https://openalex.org/W2169282182","https://openalex.org/W3149782279","https://openalex.org/W3216749990","https://openalex.org/W4244194021","https://openalex.org/W6678802217"],"related_works":["https://openalex.org/W2393658466","https://openalex.org/W2383563100","https://openalex.org/W2362503410","https://openalex.org/W2376028644","https://openalex.org/W4248234938","https://openalex.org/W2744948163","https://openalex.org/W2368652795","https://openalex.org/W2391880898","https://openalex.org/W2999044428","https://openalex.org/W4391263141"],"abstract_inverted_index":{"Successful":[0],"deep-submicron":[1],"designs":[2],"require":[3],"significant":[4],"computation":[5],"resources":[6],"for":[7,24],"thorough":[8],"signal":[9],"and":[10,17,36,136],"design":[11,25,113],"integrity":[12],"analysis.":[13],"Rising":[14],"quality":[15],"expectations":[16],"shortening":[18],"time-to-market":[19],"requirements":[20],"present":[21],"additional":[22],"challenges":[23],"closure.":[26],"Conventional":[27],"analog":[28],"circuit":[29,34,65,91],"optimizers":[30],"are":[31,44,109],"efficient":[32],"in":[33,51,56],"analysis":[35],"optimization.":[37],"Due":[38],"to":[39,46,58,84],"recent":[40],"promising":[41],"results,":[42],"designers":[43],"beginning":[45],"adopt":[47],"automated":[48],"physical":[49,97,128],"synthesis":[50,98,137],"their":[52,60],"condensed":[53],"development":[54],"cycles":[55],"order":[57],"improve":[59],"prototyping":[61],"efficiency.":[62],"For":[63],"high-performance":[64],"optimization,":[66],"idealized":[67],"performance":[68,118,129],"as":[69,71],"well":[70],"parasitic":[72,86,102],"data":[73],"should":[74],"also":[75],"be":[76,122,131],"considered.":[77],"This":[78],"paper":[79],"presents":[80],"an":[81],"effective":[82],"framework":[83],"incorporate":[85],"effects":[87],"into":[88],"a":[89,126,143],"sensitivity-based":[90],"optimization":[92],"tool.":[93],"To":[94],"relieve":[95],"the":[96,117,140],"bottleneck,":[99],"estimations":[100],"of":[101,116,142],"values":[103],"based":[104],"on":[105],"past":[106],"extraction":[107],"results":[108],"made":[110],"during":[111],"incremental":[112],"changes.":[114],"Sensitivities":[115],"impact":[119],"can":[120,130],"then":[121],"computed":[123],"efficiently.":[124],"As":[125],"result":[127],"optimized":[132],"using":[133],"available":[134],"optimizer":[135],"tools":[138],"without":[139],"need":[141],"priori":[144],"expert":[145],"rules,":[146],"knowledge":[147],"or":[148],"cell":[149],"libraries.":[150]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-25T23:56:10.502304","created_date":"2025-10-10T00:00:00"}