{"id":"https://openalex.org/W2160239821","doi":"https://doi.org/10.1109/isqed.2005.38","title":"Design and Analysis of Area-IO DRAM/Logic Integration with System-in-a-Package(SiP)","display_name":"Design and Analysis of Area-IO DRAM/Logic Integration with System-in-a-Package(SiP)","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2160239821","doi":"https://doi.org/10.1109/isqed.2005.38","mag":"2160239821"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2005.38","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2005.38","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Sixth International Symposium on Quality of Electronic Design (ISQED'05)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101843199","display_name":"Wang Ai","orcid":"https://orcid.org/0000-0002-1321-9322"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A. Wang","raw_affiliation_strings":["Department of Computer Engineering, University of California, Santa Cruz, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, University of California, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114859950","display_name":"W.W.-M. Dai","orcid":"https://orcid.org/0009-0007-6108-2547"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. Dai","raw_affiliation_strings":["Department of Computer Engineering, University of California, Santa Cruz, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, University of California, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101843199"],"corresponding_institution_ids":["https://openalex.org/I185103710"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21453375,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"30","issue":null,"first_page":"562","last_page":"566"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9234095811843872},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6842378377914429},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6183380484580994},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5973661541938782},{"id":"https://openalex.org/keywords/system-in-package","display_name":"System in package","score":0.5786755681037903},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5238556861877441},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4691167175769806},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.43803924322128296},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4298184812068939},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34714797139167786},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14830166101455688},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10336357355117798}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9234095811843872},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6842378377914429},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6183380484580994},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5973661541938782},{"id":"https://openalex.org/C146667757","wikidata":"https://www.wikidata.org/wiki/Q1457198","display_name":"System in package","level":3,"score":0.5786755681037903},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5238556861877441},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4691167175769806},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.43803924322128296},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4298184812068939},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34714797139167786},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14830166101455688},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10336357355117798},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2005.38","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2005.38","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Sixth International Symposium on Quality of Electronic Design (ISQED'05)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1514708370","https://openalex.org/W1536696925","https://openalex.org/W1986027887","https://openalex.org/W2002680387","https://openalex.org/W2095838875","https://openalex.org/W2099191732","https://openalex.org/W2148175823","https://openalex.org/W2171029439","https://openalex.org/W2183683125","https://openalex.org/W2563780430","https://openalex.org/W4252974347","https://openalex.org/W6835029138"],"related_works":["https://openalex.org/W4254365700","https://openalex.org/W2065289416","https://openalex.org/W2502691491","https://openalex.org/W1966285216","https://openalex.org/W4255637099","https://openalex.org/W2742808714","https://openalex.org/W2017236304","https://openalex.org/W2115579119","https://openalex.org/W3142211975","https://openalex.org/W1879443270"],"abstract_inverted_index":{"The":[0],"paper":[1],"presents":[2],"a":[3,78],"cost-effective":[4,80],"area-IO":[5,27,71],"DRAM":[6,28,86],"(aDRAM)/logic":[7],"integration":[8,73],"implemented":[9],"with":[10,41,74,84],"CLC":[11],"(chip-laminate-chip)-based":[12],"system-in-a-package":[13],"(SiP)":[14],"technology.":[15],"By":[16],"inserting":[17],"512":[18],"area-IOs":[19],"into":[20],"the":[21,23,26],"aDRAM,":[22],"bandwidth":[24,61],"of":[25],"can":[29],"achieve":[30],"10":[31],"GB/s":[32],"when":[33],"working":[34],"under":[35],"166":[36],"MHz.":[37],"An":[38],"interface":[39],"module":[40],"configurable":[42],"IO":[43],"width":[44],"was":[45],"also":[46,65],"developed":[47],"to":[48],"make":[49],"this":[50],"implementation":[51,81],"platform":[52],"adoptable":[53],"by":[54],"various":[55],"applications.":[56],"A":[57],"performance":[58],"analysis,":[59],"including":[60],"and":[62,87],"power,":[63],"is":[64,68],"presented.":[66],"It":[67],"demonstrated":[69],"that":[70],"DRAM/logic":[72],"SiP":[75],"technology":[76],"provides":[77],"significant":[79],"methodology":[82],"compared":[83],"embedded":[85],"off-chip":[88],"DRAM.":[89]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}