{"id":"https://openalex.org/W1932085580","doi":"https://doi.org/10.1109/isqed.2005.106","title":"Reticle Floorplanning and Wafer Dicing for Multiple Project Wafers","display_name":"Reticle Floorplanning and Wafer Dicing for Multiple Project Wafers","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W1932085580","doi":"https://doi.org/10.1109/isqed.2005.106","mag":"1932085580"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2005.106","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2005.106","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Sixth International Symposium on Quality of Electronic Design (ISQED'05)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108380377","display_name":"Meng-Chiou Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Meng-Chiou Wu","raw_affiliation_strings":["Computer Science and Engineering, Yuan-Ze University, Taiwan","Comput. Sci. & Eng., Yuan Ze Univ., Taiwan"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Yuan-Ze University, Taiwan","institution_ids":["https://openalex.org/I99908691"]},{"raw_affiliation_string":"Comput. Sci. & Eng., Yuan Ze Univ., Taiwan","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109219585","display_name":"Rung\u2010Bin Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Rung-Bin Lin","raw_affiliation_strings":["Computer Science and Engineering, Yuan-Ze University, Taiwan","Comput. Sci. & Eng., Yuan Ze Univ., Taiwan"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Yuan-Ze University, Taiwan","institution_ids":["https://openalex.org/I99908691"]},{"raw_affiliation_string":"Comput. Sci. & Eng., Yuan Ze Univ., Taiwan","institution_ids":["https://openalex.org/I99908691"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5108380377"],"corresponding_institution_ids":["https://openalex.org/I99908691"],"apc_list":null,"apc_paid":null,"fwci":5.3353,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.9545306,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"610","last_page":"615"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10551","display_name":"Scheduling and Optimization Algorithms","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12176","display_name":"Optimization and Packing Problems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/wafer-dicing","display_name":"Wafer dicing","score":0.9697256088256836},{"id":"https://openalex.org/keywords/reticle","display_name":"Reticle","score":0.9455044865608215},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9017941951751709},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.7272776365280151},{"id":"https://openalex.org/keywords/wafer-testing","display_name":"Wafer testing","score":0.45171526074409485},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4216618239879608},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4155370593070984},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.26993486285209656},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2368665635585785},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13105469942092896},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.12562549114227295}],"concepts":[{"id":"https://openalex.org/C165013422","wikidata":"https://www.wikidata.org/wiki/Q4388382","display_name":"Wafer dicing","level":3,"score":0.9697256088256836},{"id":"https://openalex.org/C146617872","wikidata":"https://www.wikidata.org/wiki/Q1391868","display_name":"Reticle","level":3,"score":0.9455044865608215},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9017941951751709},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.7272776365280151},{"id":"https://openalex.org/C44445679","wikidata":"https://www.wikidata.org/wiki/Q2538844","display_name":"Wafer testing","level":3,"score":0.45171526074409485},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4216618239879608},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4155370593070984},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.26993486285209656},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2368665635585785},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13105469942092896},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.12562549114227295}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2005.106","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2005.106","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Sixth International Symposium on Quality of Electronic Design (ISQED'05)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1490020372","https://openalex.org/W1798470167","https://openalex.org/W1970369321","https://openalex.org/W2063335739","https://openalex.org/W2084399796","https://openalex.org/W2102523458","https://openalex.org/W2144260866","https://openalex.org/W2164920631","https://openalex.org/W2174422527","https://openalex.org/W2478688442"],"related_works":["https://openalex.org/W293942573","https://openalex.org/W2970266003","https://openalex.org/W4281685712","https://openalex.org/W2167630859","https://openalex.org/W2168348385","https://openalex.org/W2004857665","https://openalex.org/W327425532","https://openalex.org/W2322590563","https://openalex.org/W4213132161","https://openalex.org/W2284582153"],"abstract_inverted_index":{"A":[0],"multi-project":[1],"wafer":[2,35,72],"having":[3],"several":[4],"chips":[5],"placed":[6],"on":[7],"the":[8,30,41,98],"same":[9],"reticle":[10,32,42,51,55,83],"to":[11,17,85,94],"lower":[12],"mask":[13],"cost":[14],"is":[15],"key":[16],"low-volume":[18],"IC":[19],"fabrication.":[20],"In":[21],"this":[22],"paper,":[23],"we":[24],"propose":[25],"two":[26,63],"MILP":[27],"models":[28,65],"for":[29,40,71],"simultaneous":[31],"floorplanning":[33,43,60,84],"and":[34,62,66,77],"dicing":[36,87,103],"problem,":[37],"a":[38,49,59,67,96],"formulation":[39],"problem":[44],"which":[45],"either":[46],"deals":[47],"with":[48],"pre-selected":[50],"size":[52,56],"or":[53],"incorporates":[54],"optimization":[57],"into":[58],"process,":[61],"ILP":[64],"simulated":[68],"annealing":[69],"implementation":[70],"dicing.":[73],"Production":[74],"volume":[75],"requirement":[76],"chip":[78],"replication":[79],"are":[80],"considered":[81],"in":[82,101],"enhance":[86],"yield.":[88],"Although":[89],"our":[90],"methods":[91],"take":[92],"longer":[93],"produce":[95],"floorplan,":[97],"floorplan":[99],"results":[100],"better":[102],"yield":[104],"than":[105],"that":[106],"obtained":[107],"by":[108],"previous":[109],"work.":[110]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}