{"id":"https://openalex.org/W2125555539","doi":"https://doi.org/10.1109/isqed.2003.1194767","title":"Impact of interconnect pattern density information on a 90 nm technology ASIC design flow","display_name":"Impact of interconnect pattern density information on a 90 nm technology ASIC design flow","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W2125555539","doi":"https://doi.org/10.1109/isqed.2003.1194767","mag":"2125555539"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2003.1194767","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194767","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018095974","display_name":"Payman Zarkesh-Ha","orcid":"https://orcid.org/0000-0002-0571-9212"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"P. Zarkesh-Ha","raw_affiliation_strings":["LSI Logic Corporation, Device Technology Division, Milpitas, CA, USA","[Device Technol. Div., LSI Logic Corp., Milpitas, CA, USA]"],"affiliations":[{"raw_affiliation_string":"LSI Logic Corporation, Device Technology Division, Milpitas, CA, USA","institution_ids":[]},{"raw_affiliation_string":"[Device Technol. Div., LSI Logic Corp., Milpitas, CA, USA]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035749038","display_name":"S. Lakshminarayanan","orcid":"https://orcid.org/0000-0003-4323-6315"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Lakshminarayanan","raw_affiliation_strings":["Device Technol. Div., LSI Logic Corp., Milpitas, CA, USA","[Device Technol. Div., LSI Logic Corp., Milpitas, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Device Technol. Div., LSI Logic Corp., Milpitas, CA, USA","institution_ids":[]},{"raw_affiliation_string":"[Device Technol. Div., LSI Logic Corp., Milpitas, CA, USA]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033037194","display_name":"Ken Doniger","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Doniger","raw_affiliation_strings":["LSI Logic Corporation, Device Technology Division, Milpitas, CA, USA","[Device Technol. Div., LSI Logic Corp., Milpitas, CA, USA]"],"affiliations":[{"raw_affiliation_string":"LSI Logic Corporation, Device Technology Division, Milpitas, CA, USA","institution_ids":[]},{"raw_affiliation_string":"[Device Technol. Div., LSI Logic Corp., Milpitas, CA, USA]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113241957","display_name":"W. Loh","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"W. Loh","raw_affiliation_strings":["LSI Logic Corporation, Device Technology Division, Milpitas, CA, USA","[Device Technol. Div., LSI Logic Corp., Milpitas, CA, USA]"],"affiliations":[{"raw_affiliation_string":"LSI Logic Corporation, Device Technology Division, Milpitas, CA, USA","institution_ids":[]},{"raw_affiliation_string":"[Device Technol. Div., LSI Logic Corp., Milpitas, CA, USA]","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083471210","display_name":"P.J. Wright","orcid":"https://orcid.org/0000-0001-9381-1942"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. Wright","raw_affiliation_strings":["LSI Logic Corporation, Device Technology Division, Milpitas, CA, USA","[Device Technol. Div., LSI Logic Corp., Milpitas, CA, USA]"],"affiliations":[{"raw_affiliation_string":"LSI Logic Corporation, Device Technology Division, Milpitas, CA, USA","institution_ids":[]},{"raw_affiliation_string":"[Device Technol. Div., LSI Logic Corp., Milpitas, CA, USA]","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5018095974"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6458,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.84347691,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"45","issue":null,"first_page":"405","last_page":"409"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8915113806724548},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.8035150766372681},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5627508163452148},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.48444488644599915},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46618813276290894},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4467070698738098},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.43149858713150024},{"id":"https://openalex.org/keywords/flow","display_name":"Flow (mathematics)","score":0.42971283197402954},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4138384759426117},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30266276001930237},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2316371500492096},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1504671275615692},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09114551544189453}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8915113806724548},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.8035150766372681},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5627508163452148},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.48444488644599915},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46618813276290894},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4467070698738098},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.43149858713150024},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.42971283197402954},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4138384759426117},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30266276001930237},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2316371500492096},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1504671275615692},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09114551544189453},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C57879066","wikidata":"https://www.wikidata.org/wiki/Q41217","display_name":"Mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2003.1194767","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194767","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.49000000953674316}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309321","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1525409241","https://openalex.org/W1894624104","https://openalex.org/W2028954821","https://openalex.org/W2090694109","https://openalex.org/W2102327584","https://openalex.org/W2102862471","https://openalex.org/W2131581217","https://openalex.org/W2134330871","https://openalex.org/W2533387447","https://openalex.org/W2536059287","https://openalex.org/W6631407737"],"related_works":["https://openalex.org/W2132668926","https://openalex.org/W4253195573","https://openalex.org/W2070693700","https://openalex.org/W2020934033","https://openalex.org/W2097839191","https://openalex.org/W3200538824","https://openalex.org/W2743305891","https://openalex.org/W2908947570","https://openalex.org/W4295186528","https://openalex.org/W1561071093"],"abstract_inverted_index":{"The":[0],"importance":[1],"of":[2,38,55,62,138],"an":[3],"interconnect":[4,33,39,56,130],"pattern":[5,40,57,131],"density":[6,58,132],"model":[7,31,81],"in":[8,44,59,82,87,111,115,134],"ASIC":[9,50,65,135],"design":[10,66,136],"flow":[11,67,137],"for":[12,32,97],"a":[13,83,88,105,112],"90":[14,63,139],"nm":[15,64,140],"technology":[16],"is":[17,20,73,101],"presented.":[18],"It":[19,121],"shown":[21,74],"that":[22,53,75],"performing":[23],"the":[24,28,36,78,94,98,129],"timing":[25,60],"analysis":[26,61],"at":[27],"worst-case":[29,79],"corner":[30,80],"variation,":[34],"without":[35],"knowledge":[37,54],"density,":[41],"often":[42],"results":[43,86,110],"overdesign.":[45,70,91],"Our":[46],"experiments":[47],"on":[48],"real":[49],"products":[51],"indicate":[52],"prevents":[68],"such":[69],"Quantitatively,":[71],"it":[72,100],"considering":[76],"only":[77],"global":[84],"net":[85],"10%":[89],"delay":[90,96],"To":[92],"meet":[93],"target":[95],"net,":[99],"sufficient":[102],"to":[103,125],"use":[104],"45%":[106],"smaller":[107],"gate,":[108],"which":[109],"32%":[113],"reduction":[114],"gate":[116],"power":[117],"dissipation,":[118],"as":[119],"well.":[120],"is,":[122],"therefore,":[123],"imperative":[124],"take":[126],"into":[127],"account":[128],"information":[133],"and":[141],"future":[142],"technologies.":[143]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}