{"id":"https://openalex.org/W2111666518","doi":"https://doi.org/10.1109/isqed.2003.1194751","title":"Procedural analog design (PAD) tool","display_name":"Procedural analog design (PAD) tool","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W2111666518","doi":"https://doi.org/10.1109/isqed.2003.1194751","mag":"2111666518"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2003.1194751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194751","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/153568","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113432022","display_name":"D. Stefanovi\u0107","orcid":null},"institutions":[{"id":"https://openalex.org/I152518017","display_name":"University of Nis","ror":"https://ror.org/00965bg92","country_code":"RS","type":"education","lineage":["https://openalex.org/I152518017"]},{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH","RS"],"is_corresponding":true,"raw_author_name":"D. Stefanovic","raw_affiliation_strings":["Electronics Laboratories, STI/IMM/LEG, Swiss Federal Institute of Technology, Lausanne, Switzerland","Faculty of Electronic Engineering, University of Nis, Nis, Yugoslavia"],"affiliations":[{"raw_affiliation_string":"Electronics Laboratories, STI/IMM/LEG, Swiss Federal Institute of Technology, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Faculty of Electronic Engineering, University of Nis, Nis, Yugoslavia","institution_ids":["https://openalex.org/I152518017"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037002764","display_name":"Maher Kayal","orcid":"https://orcid.org/0000-0001-5962-174X"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"M. Kayal","raw_affiliation_strings":["Electronics Laboratories, STI/IMM/LEG, Swiss Federal Institute of Technology, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Electronics Laboratories, STI/IMM/LEG, Swiss Federal Institute of Technology, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067613421","display_name":"Marc Pastre","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"M. Pastre","raw_affiliation_strings":["Electronics Laboratories, STI/IMM/LEG, Swiss Federal Institute of Technology, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Electronics Laboratories, STI/IMM/LEG, Swiss Federal Institute of Technology, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110266140","display_name":"Van\u010do Litovski","orcid":null},"institutions":[{"id":"https://openalex.org/I152518017","display_name":"University of Nis","ror":"https://ror.org/00965bg92","country_code":"RS","type":"education","lineage":["https://openalex.org/I152518017"]}],"countries":["RS"],"is_corresponding":false,"raw_author_name":"V.B. Litovski","raw_affiliation_strings":["Faculty of Electronic Engineering, University of Nis, Nis, Yugoslavia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electronic Engineering, University of Nis, Nis, Yugoslavia","institution_ids":["https://openalex.org/I152518017"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5113432022"],"corresponding_institution_ids":["https://openalex.org/I152518017","https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":1.0164,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.78204252,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"313","last_page":"318"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6435272693634033},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.6167280077934265},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.6139531135559082},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.577843427658081},{"id":"https://openalex.org/keywords/analogue-filter","display_name":"Analogue filter","score":0.5651182532310486},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5585510730743408},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5170312523841858},{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.4841771423816681},{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.46258899569511414},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.431151419878006},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4105681777000427},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3783698081970215},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26673072576522827},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26455163955688477},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2411338984966278},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1787623167037964},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1623128354549408},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14771071076393127},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.14356744289398193},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.11488211154937744}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6435272693634033},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.6167280077934265},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.6139531135559082},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.577843427658081},{"id":"https://openalex.org/C176046018","wikidata":"https://www.wikidata.org/wiki/Q359205","display_name":"Analogue filter","level":4,"score":0.5651182532310486},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5585510730743408},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5170312523841858},{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.4841771423816681},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.46258899569511414},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.431151419878006},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4105681777000427},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3783698081970215},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26673072576522827},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26455163955688477},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2411338984966278},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1787623167037964},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1623128354549408},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14771071076393127},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.14356744289398193},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.11488211154937744},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/isqed.2003.1194751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194751","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.409.2261","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.409.2261","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2003/isqed03/pdffiles/4c_2.pdf","raw_type":"text"},{"id":"pmh:oai:infoscience.epfl.ch:153568","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/153568","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:153568","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/153568","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1645258570","https://openalex.org/W1986668035","https://openalex.org/W2079826846","https://openalex.org/W2126442888","https://openalex.org/W2167034725","https://openalex.org/W2170611277"],"related_works":["https://openalex.org/W2405162636","https://openalex.org/W2124342848","https://openalex.org/W2171786655","https://openalex.org/W2030185406","https://openalex.org/W2383167751","https://openalex.org/W2254292019","https://openalex.org/W2111184325","https://openalex.org/W2079882736","https://openalex.org/W2063444727","https://openalex.org/W1842426551"],"abstract_inverted_index":{"This":[0,34],"paper":[1],"presents":[2],"a":[3,13,86,130],"new":[4],"procedural":[5,140],"analog":[6,22,41,48,102],"design":[7,15,20,27,39,60,75,141],"tool":[8,36],"called":[9],"PAD.":[10],"It":[11],"is":[12,76],"chart-based":[14],"environment":[16],"dedicated":[17],"to":[18,25],"the":[19,53,64,71,110,116,122,139],"of":[21,40,59,113,115,136,142],"circuits":[23],"aiming":[24],"optimise":[26],"and":[28,62,81,126,146],"quality":[29],"by":[30,43],"finding":[31],"good":[32],"tradeoffs.":[33],"interactive":[35],"allows":[37],"step-by-step":[38],"cells":[42],"using":[44],"guidelines":[45],"for":[46,78,89,124],"each":[47,51],"topology.":[49],"At":[50,70],"step,":[52],"user":[54],"modifies":[55],"interactively":[56],"one":[57],"subset":[58],"parameters":[61],"observes":[63],"effect":[65],"on":[66],"other":[67],"circuit":[68],"parameters.":[69],"end,":[72],"an":[73],"optimised":[74],"ready":[77],"simulation":[79],"(verification":[80],"fine-tuning).":[82],"Furthermore,":[83],"PAD":[84,108,137],"provides":[85],"layout":[87],"generator":[88],"matched":[90],"substructures":[91],"such":[92],"as":[93],"current":[94],"mirror,":[95],"cascode":[96],"stage,":[97],"differential":[98],"pair,":[99],"etc.":[100],"The":[101,133],"basic":[103],"structures":[104],"calculator":[105],"embedded":[106],"in":[107,129],"uses":[109],"complete":[111],"set":[112],"equations":[114,123],"EKV":[117],"MOS":[118],"model,":[119],"which":[120],"links":[121],"weak":[125],"strong":[127],"inversion":[128],"continuous":[131],"way.":[132],"present":[134],"version":[135],"covers":[138],"transconductance":[143],"amplifiers":[144,149],"(OTAs)":[145],"different":[147],"operational":[148],"topologies.":[150]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}