{"id":"https://openalex.org/W2168111127","doi":"https://doi.org/10.1109/isqed.2003.1194720","title":"Advanced physical models for mask data verification and impacts on physical layout synthesis","display_name":"Advanced physical models for mask data verification and impacts on physical layout synthesis","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W2168111127","doi":"https://doi.org/10.1109/isqed.2003.1194720","mag":"2168111127"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2003.1194720","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194720","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112523428","display_name":"Qi-De Qian","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Qi-De Qian","raw_affiliation_strings":["IC Scope Res., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"IC Scope Res., Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058844682","display_name":"Sheldon X.-D. Tan","orcid":"https://orcid.org/0000-0003-2119-6869"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.X.-D. Tan","raw_affiliation_strings":["Department of Electrical Engineering, University of California, Riverside, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of California, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5112523428"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3166,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.82096473,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"78","issue":null,"first_page":"125","last_page":"130"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12039","display_name":"Electron and X-Ray Spectroscopy Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2508","display_name":"Surfaces, Coatings and Films"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/photomask","display_name":"Photomask","score":0.897636890411377},{"id":"https://openalex.org/keywords/optical-proximity-correction","display_name":"Optical proximity correction","score":0.7206868529319763},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7014023661613464},{"id":"https://openalex.org/keywords/reticle","display_name":"Reticle","score":0.6885524988174438},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5969657897949219},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.54892498254776},{"id":"https://openalex.org/keywords/replica","display_name":"Replica","score":0.5253669023513794},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5070343017578125},{"id":"https://openalex.org/keywords/masking","display_name":"Masking (illustration)","score":0.5057244300842285},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.48267510533332825},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4501205086708069},{"id":"https://openalex.org/keywords/process-window","display_name":"Process window","score":0.4336094856262207},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4301767945289612},{"id":"https://openalex.org/keywords/resist","display_name":"Resist","score":0.36086905002593994},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.29805701971054077},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26390978693962097},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.176579087972641},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09404486417770386}],"concepts":[{"id":"https://openalex.org/C14737013","wikidata":"https://www.wikidata.org/wiki/Q1319657","display_name":"Photomask","level":4,"score":0.897636890411377},{"id":"https://openalex.org/C78371743","wikidata":"https://www.wikidata.org/wiki/Q1672829","display_name":"Optical proximity correction","level":3,"score":0.7206868529319763},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7014023661613464},{"id":"https://openalex.org/C146617872","wikidata":"https://www.wikidata.org/wiki/Q1391868","display_name":"Reticle","level":3,"score":0.6885524988174438},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5969657897949219},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.54892498254776},{"id":"https://openalex.org/C2775937380","wikidata":"https://www.wikidata.org/wiki/Q1232589","display_name":"Replica","level":2,"score":0.5253669023513794},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5070343017578125},{"id":"https://openalex.org/C2777402240","wikidata":"https://www.wikidata.org/wiki/Q6783436","display_name":"Masking (illustration)","level":2,"score":0.5057244300842285},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.48267510533332825},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4501205086708069},{"id":"https://openalex.org/C2777441419","wikidata":"https://www.wikidata.org/wiki/Q16969460","display_name":"Process window","level":3,"score":0.4336094856262207},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4301767945289612},{"id":"https://openalex.org/C53524968","wikidata":"https://www.wikidata.org/wiki/Q7315582","display_name":"Resist","level":3,"score":0.36086905002593994},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.29805701971054077},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26390978693962097},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.176579087972641},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09404486417770386},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2003.1194720","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194720","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1594489858","https://openalex.org/W1968432763","https://openalex.org/W1968835137","https://openalex.org/W1979616688","https://openalex.org/W1979819689","https://openalex.org/W2087757637","https://openalex.org/W2089627874","https://openalex.org/W2108726631","https://openalex.org/W2131028950","https://openalex.org/W2142081503","https://openalex.org/W2161847617","https://openalex.org/W4236320808"],"related_works":["https://openalex.org/W2016696605","https://openalex.org/W2049725399","https://openalex.org/W1989945751","https://openalex.org/W1972714988","https://openalex.org/W1997494202","https://openalex.org/W2069004321","https://openalex.org/W2011070064","https://openalex.org/W1983218957","https://openalex.org/W1976246238","https://openalex.org/W2038980326"],"abstract_inverted_index":{"The":[0,30,82],"proliferation":[1],"and":[2,14,24,53,103,106,134,150],"acceptance":[3],"of":[4,26,39,64,86,165],"reticle":[5],"enhancement":[6],"technologies":[7],"(RET)":[8],"like":[9],"optical":[10,101],"proximity":[11],"correction":[12],"(OPC)":[13],"phase":[15],"shift":[16],"masking":[17],"(PSM)":[18],"have":[19],"significantly":[20],"increased":[21],"the":[22,40,62,96,135,140,163,166],"cost":[23],"complexity":[25],"sub-100":[27],"nm":[28],"photomasks.":[29],"photomask":[31],"layout":[32,79,177],"is":[33,92,119],"no":[34],"longer":[35],"an":[36,87],"exact":[37],"replica":[38],"design":[41],"layout.":[42,137,159],"As":[43],"a":[44,74,156],"result,":[45],"reliably":[46],"verifying":[47],"RET":[48],"synthesis":[49],"accuracy,":[50],"structural":[51],"integrity,":[52],"conformance":[54],"to":[55,94,121],"mask":[56,78,115,124],"fabrication":[57],"rules":[58],"are":[59],"crucial":[60],"for":[61,100,142,171],"manufacture":[63],"nanometer":[65],"regime":[66],"VLSI":[67],"designs.":[68],"In":[69],"this":[70],"paper,":[71],"we":[72],"demonstrate":[73],"physical":[75,98,168,176],"model":[76,169],"based":[77],"verification":[80,116],"system.":[81],"new":[83,167],"system":[84],"consists":[85],"efficient":[88],"wafer-patterning":[89],"simulator":[90,170],"that":[91],"able":[93,120],"solve":[95],"process":[97,151],"equations":[99],"imaging":[102],"resist":[104],"development":[105],"hence":[107],"can":[108],"achieve":[109],"high":[110],"degree":[111],"accuracy":[112],"required":[113],"by":[114,126],"tasks.":[117],"It":[118],"efficiently":[122],"evaluate":[123],"performance":[125,174],"simulating":[127],"edge":[128],"displacement":[129],"errors":[130],"between":[131],"wafer":[132],"image":[133],"intended":[136],"We":[138,160],"show":[139],"capabilities":[141,154],"hot":[143],"spot":[144],"detection,":[145],"line":[146],"width":[147],"variation":[148],"analysis,":[149],"window":[152],"prediction":[153],"with":[155],"sample":[157],"practical":[158],"also":[161],"discuss":[162],"potential":[164],"improving":[172],"circuit":[173],"in":[175],"synthesis.":[178]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}