{"id":"https://openalex.org/W2091421007","doi":"https://doi.org/10.1109/ispass.2009.4919629","title":"Accelerating architecture research","display_name":"Accelerating architecture research","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W2091421007","doi":"https://doi.org/10.1109/ispass.2009.4919629","mag":"2091421007"},"language":"en","primary_location":{"id":"doi:10.1109/ispass.2009.4919629","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2009.4919629","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Performance Analysis of Systems and Software","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024384625","display_name":"Joel Emer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Joel Emer","raw_affiliation_strings":["Intel, USA"],"affiliations":[{"raw_affiliation_string":"Intel, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5024384625"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.5276,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66867292,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"viii","last_page":"viii"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7276752591133118},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5863475203514099},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5346884727478027},{"id":"https://openalex.org/keywords/emphasis","display_name":"Emphasis (telecommunications)","score":0.45751896500587463},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.45047080516815186},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4438280463218689},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4248265027999878},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.40013301372528076},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28180307149887085},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13207924365997314},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10181090235710144}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7276752591133118},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5863475203514099},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5346884727478027},{"id":"https://openalex.org/C177454536","wikidata":"https://www.wikidata.org/wiki/Q578290","display_name":"Emphasis (telecommunications)","level":2,"score":0.45751896500587463},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.45047080516815186},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4438280463218689},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4248265027999878},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.40013301372528076},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28180307149887085},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13207924365997314},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10181090235710144},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispass.2009.4919629","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2009.4919629","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Performance Analysis of Systems and Software","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2055105357","https://openalex.org/W2153819599","https://openalex.org/W2255426644","https://openalex.org/W2072124641","https://openalex.org/W2167093538","https://openalex.org/W2018956713","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2038503502"],"abstract_inverted_index":{"With":[0],"the":[1,17,40,65,119,138,141,149,180,197,201,207],"recent":[2,129],"demonstration":[3],"of":[4,19,121,200,206],"32nm":[5],"processors":[6],"we":[7,32],"have":[8,33],"seen":[9],"Moore's":[10],"law":[11],"providing":[12,87],"another":[13],"large":[14],"increase":[15],"in":[16,38,96,179],"number":[18],"transistors.":[20,46],"While":[21],"more":[22,171],"transistors":[23],"provides":[24],"architects":[25],"with":[26,155],"a":[27,91,128,192],"great":[28],"opportunity,":[29],"I":[30,102,146],"believe":[31],"been":[34],"observing":[35],"increasing":[36,61],"challenges":[37,107],"finding":[39],"most":[41],"effective":[42],"uses":[43],"for":[44,140,213],"these":[45,106],"Design":[47],"team":[48],"size,":[49],"mask":[50],"costs":[51,54],"and":[52,108,203,209],"fabrication":[53],"are":[55,82],"all":[56],"increasing,":[57],"thus":[58],"there":[59,126],"is":[60,127,169],"desire":[62],"to":[63,72,75,112,117,152,161,185,195],"make":[64],"right":[66],"decisions":[67],"about":[68],"which":[69],"research":[70],"ideas":[71],"bring":[73],"forward":[74],"design.":[76],"Unfortunately,":[77],"our":[78,115],"existing":[79],"evaluation":[80],"methodologies":[81],"proving":[83],"increasingly":[84],"ineffective":[85],"at":[86],"compelling":[88],"evidence":[89],"that":[90,187],"new":[92],"idea":[93],"warrants":[94],"inclusion":[95],"future":[97,143],"designs.":[98],"In":[99,124],"this":[100],"talk,":[101],"will":[103,147,182,190],"elaborate":[104],"on":[105,114,158],"discuss":[109],"some":[110],"approaches":[111,151],"improve":[113],"ability":[116],"prove":[118],"merit":[120],"architectural":[122],"ideas.":[123],"particular,":[125],"movement":[130],"toward":[131],"using":[132,153,159],"field-programmable":[133],"gate":[134],"arrays":[135],"(FPGAs)":[136],"as":[137],"basis":[139],"evaluating":[142],"systems.":[144],"Therefore,":[145],"outline":[148],"alternative":[150],"FPGAs":[154,160],"an":[156],"emphasis":[157],"do":[162],"performance":[163,214],"modeling.":[164,215],"But":[165],"designing":[166],"hardware":[167],"models":[168],"far":[170],"complicated":[172],"than":[173],"writing":[174],"software":[175],"models,":[176],"so":[177],"included":[178],"discussion":[181],"be":[183],"techniques":[184],"reduce":[186],"complexity.":[188],"These":[189],"include":[191],"practical":[193],"approach":[194],"modularizing":[196],"model,":[198],"separation":[199],"functional":[202],"timing":[204],"aspects":[205],"simulation,":[208],"additional":[210],"infrastructure":[211],"important":[212]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}