{"id":"https://openalex.org/W2150690712","doi":"https://doi.org/10.1109/ispass.2004.1291364","title":"Cache implications of aggressively pipelined high performance microprocessors","display_name":"Cache implications of aggressively pipelined high performance microprocessors","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2150690712","doi":"https://doi.org/10.1109/ispass.2004.1291364","mag":"2150690712"},"language":"en","primary_location":{"id":"doi:10.1109/ispass.2004.1291364","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2004.1291364","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Symposium on - ISPASS Performance Analysis of Systems and Software, 2004","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043655876","display_name":"Timothy J. Dysart","orcid":null},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"T.J. Dysart","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021764698","display_name":"Branden Moore","orcid":null},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.J. Moore","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033514251","display_name":"Lambert Schaelicke","orcid":null},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Schaelicke","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029212199","display_name":"Peter M. Kogge","orcid":"https://orcid.org/0000-0002-3329-547X"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P.M. Kogge","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5043655876"],"corresponding_institution_ids":["https://openalex.org/I107639228"],"apc_list":null,"apc_paid":null,"fwci":0.2646,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.5899096,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"123","last_page":"132"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.8251534104347229},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7592518925666809},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7289703488349915},{"id":"https://openalex.org/keywords/pipeline-transport","display_name":"Pipeline transport","score":0.6342650651931763},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.6305047273635864},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5610116720199585},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5132881999015808},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4616459906101227},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.46034669876098633},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4364458918571472},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.4262700378894806},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33557450771331787},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.30835193395614624},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20461013913154602},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11527997255325317},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.06781098246574402}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.8251534104347229},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7592518925666809},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7289703488349915},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.6342650651931763},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.6305047273635864},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5610116720199585},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5132881999015808},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4616459906101227},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.46034669876098633},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4364458918571472},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.4262700378894806},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33557450771331787},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.30835193395614624},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20461013913154602},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11527997255325317},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.06781098246574402},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ispass.2004.1291364","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2004.1291364","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Symposium on - ISPASS Performance Analysis of Systems and Software, 2004","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.5.8621","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.5.8621","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cse.nd.edu/~lambert/pdf/pipedepth.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6499999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1562342676","https://openalex.org/W1976264025","https://openalex.org/W2043687377","https://openalex.org/W2102081731","https://openalex.org/W2104225326","https://openalex.org/W2109659793","https://openalex.org/W2111880608","https://openalex.org/W2121050483","https://openalex.org/W2126372249","https://openalex.org/W2160401437","https://openalex.org/W4231406881","https://openalex.org/W4236258190","https://openalex.org/W4244264053","https://openalex.org/W4246870635","https://openalex.org/W4253421865","https://openalex.org/W6633566297","https://openalex.org/W6817363484"],"related_works":["https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W2147122795","https://openalex.org/W3003770219","https://openalex.org/W2167303720","https://openalex.org/W2376113834","https://openalex.org/W2046128376","https://openalex.org/W2363672756","https://openalex.org/W2146079099","https://openalex.org/W2109715593"],"abstract_inverted_index":{"One":[0],"of":[1,32,42,58,66,113],"the":[2,13,40,43,56,73,121,136],"major":[3],"design":[4,76],"decisions":[5],"when":[6],"developing":[7],"a":[8,33,64,80,87,111],"new":[9],"microprocessor":[10],"is":[11],"determining":[12],"target":[14],"pipeline":[15,30,47,67,84,90,109,126],"depth":[16,31,85,110],"and":[17,83,130,152],"clock":[18,81,124,154],"rate":[19,82],"since":[20],"both":[21],"factors":[22],"interact":[23],"closely":[24],"with":[25,143,149],"one":[26],"another.":[27],"The":[28,89],"optimal":[29],"processor":[34],"has":[35,49],"been":[36],"studied":[37,92],"before,":[38],"but":[39],"impact":[41],"memory":[44,74],"system":[45,75],"on":[46],"performance":[48],"received":[50],"less":[51],"attention.":[52],"This":[53],"study":[54],"analyzes":[55],"affect":[57],"different":[59],"level-1":[60,114],"cache":[61,115,128],"designs":[62],"across":[63],"range":[65,94],"depths":[68,91],"to":[69,101,119],"determine":[70],"what":[71],"role":[72],"plays":[77],"in":[78,98],"choosing":[79],"for":[86,104],"microprocessor.":[88],"here":[93],"from":[95],"those":[96,102],"found":[97],"current":[99],"processors":[100],"predicted":[103],"future":[105],"processors.":[106],"For":[107],"each":[108],"variety":[112],"sizes":[116],"are":[117],"simulated":[118],"explore":[120],"relationship":[122],"between":[123],"rate,":[125],"depth,":[127],"size":[129],"access":[131],"latency.":[132],"Results":[133],"show":[134],"that":[135],"larger":[137],"caches":[138,151],"afforded":[139],"by":[140],"shorter":[141],"pipelines":[142,148],"slower":[144],"clocks":[145],"outperform":[146],"longer":[147],"smaller":[150],"higher":[153],"rates.":[155]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}