{"id":"https://openalex.org/W4407378263","doi":"https://doi.org/10.1109/ispacs62486.2024.10869258","title":"Performance of FPGA-based Implementations of Data Classification Techniques using HDL Coder","display_name":"Performance of FPGA-based Implementations of Data Classification Techniques using HDL Coder","publication_year":2024,"publication_date":"2024-12-10","ids":{"openalex":"https://openalex.org/W4407378263","doi":"https://doi.org/10.1109/ispacs62486.2024.10869258"},"language":"en","primary_location":{"id":"doi:10.1109/ispacs62486.2024.10869258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs62486.2024.10869258","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050223475","display_name":"Adil Zafar","orcid":null},"institutions":[{"id":"https://openalex.org/I59897056","display_name":"California State University, Long Beach","ror":"https://ror.org/0080fxk18","country_code":"US","type":"education","lineage":["https://openalex.org/I59897056"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Adil Zafar","raw_affiliation_strings":["California State University Long Beach,Dept. of Electrical Engineering,Long Beach,USA"],"affiliations":[{"raw_affiliation_string":"California State University Long Beach,Dept. of Electrical Engineering,Long Beach,USA","institution_ids":["https://openalex.org/I59897056"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060723577","display_name":"Hen\u2010Geul Yeh","orcid":"https://orcid.org/0000-0001-9209-3109"},"institutions":[{"id":"https://openalex.org/I59897056","display_name":"California State University, Long Beach","ror":"https://ror.org/0080fxk18","country_code":"US","type":"education","lineage":["https://openalex.org/I59897056"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hen-Geul Yeh","raw_affiliation_strings":["California State University Long Beach,Dept. of Electrical Engineering,Long Beach,USA"],"affiliations":[{"raw_affiliation_string":"California State University Long Beach,Dept. of Electrical Engineering,Long Beach,USA","institution_ids":["https://openalex.org/I59897056"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5050223475"],"corresponding_institution_ids":["https://openalex.org/I59897056"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.25338217,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9247000217437744,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9247000217437744,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9204999804496765,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7808279991149902},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7776008248329163},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.7642839550971985},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49094751477241516},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.33053937554359436},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.23856699466705322},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23583513498306274}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7808279991149902},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7776008248329163},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.7642839550971985},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49094751477241516},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.33053937554359436},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23856699466705322},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23583513498306274}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispacs62486.2024.10869258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs62486.2024.10869258","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1988145649","https://openalex.org/W2047284304","https://openalex.org/W2084086197","https://openalex.org/W2152992780","https://openalex.org/W2911554448","https://openalex.org/W3013966864","https://openalex.org/W3105138939","https://openalex.org/W6770927946"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2744553356","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"The":[0,68],"aim":[1],"of":[2,11],"this":[3,57],"tutorial":[4],"paper":[5,58],"is":[6,66],"to":[7],"check":[8],"the":[9,72,77,83],"efficiency":[10],"data":[12,31],"classification":[13,32],"techniques":[14,33],"implemented":[15,55],"on":[16],"a":[17,24,40,46],"field":[18],"programmable":[19],"gate":[20],"array":[21],"(FPGA)":[22],"using":[23,34],"high-level":[25],"synthesis":[26],"(HLS)":[27],"tool.":[28],"We":[29],"implement":[30],"Simulink":[35],"with":[36,59],"HDL":[37],"Coder":[38],"onto":[39],"Basys":[41],"3":[42],"FPGA":[43],"board.":[44],"Using":[45],"scalable":[47],"and":[48,62,82],"modular":[49],"approach,":[50],"three":[51,69],"different":[52],"algorithms":[53,70],"are":[54,71],"in":[56],"varying":[60],"parameters,":[61],"their":[63],"resource":[64],"utilization":[65],"recorded.":[67],"fast":[73],"Fourier":[74],"transform":[75,80],"(FFT),":[76],"discrete":[78],"cosine":[79],"(DCT),":[81],"K-Nearest":[84],"Neighbor":[85],"(KNN)":[86],"algorithm.":[87]},"counts_by_year":[],"updated_date":"2025-12-19T19:40:27.379048","created_date":"2025-10-10T00:00:00"}