{"id":"https://openalex.org/W4407362655","doi":"https://doi.org/10.1109/ispacs62486.2024.10868708","title":"Advanced FFT Processor Design for Enhanced Efficiency in Next-Generation Networks","display_name":"Advanced FFT Processor Design for Enhanced Efficiency in Next-Generation Networks","publication_year":2024,"publication_date":"2024-12-10","ids":{"openalex":"https://openalex.org/W4407362655","doi":"https://doi.org/10.1109/ispacs62486.2024.10868708"},"language":"en","primary_location":{"id":"doi:10.1109/ispacs62486.2024.10868708","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs62486.2024.10868708","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100629591","display_name":"Chun-Chi Chen","orcid":"https://orcid.org/0000-0001-6354-0280"},"institutions":[{"id":"https://openalex.org/I183570559","display_name":"National Chiayi University","ror":"https://ror.org/04gknbs13","country_code":"TW","type":"education","lineage":["https://openalex.org/I183570559"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chun-Chi Chen","raw_affiliation_strings":["National Chiayi University,Department of Electrical Engineering,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiayi University,Department of Electrical Engineering,Taiwan","institution_ids":["https://openalex.org/I183570559"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046834101","display_name":"Y. Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I183570559","display_name":"National Chiayi University","ror":"https://ror.org/04gknbs13","country_code":"TW","type":"education","lineage":["https://openalex.org/I183570559"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yan-Xin Chen","raw_affiliation_strings":["National Chiayi University,Department of Electrical Engineering,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiayi University,Department of Electrical Engineering,Taiwan","institution_ids":["https://openalex.org/I183570559"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085908256","display_name":"C. -T. Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I183570559","display_name":"National Chiayi University","ror":"https://ror.org/04gknbs13","country_code":"TW","type":"education","lineage":["https://openalex.org/I183570559"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chieh-Lung Chen","raw_affiliation_strings":["National Chiayi University,Department of Electrical Engineering,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiayi University,Department of Electrical Engineering,Taiwan","institution_ids":["https://openalex.org/I183570559"]}]},{"author_position":"last","author":{"id":null,"display_name":"Chia-Yu Chan","orcid":null},"institutions":[{"id":"https://openalex.org/I183570559","display_name":"National Chiayi University","ror":"https://ror.org/04gknbs13","country_code":"TW","type":"education","lineage":["https://openalex.org/I183570559"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Yu Chan","raw_affiliation_strings":["National Chiayi University,Department of Electrical Engineering,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiayi University,Department of Electrical Engineering,Taiwan","institution_ids":["https://openalex.org/I183570559"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100629591"],"corresponding_institution_ids":["https://openalex.org/I183570559"],"apc_list":null,"apc_paid":null,"fwci":0.4787,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.68014431,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9728999733924866,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9728999733924866,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9563000202178955,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9420999884605408,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7244335412979126},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.6212797164916992},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4965880513191223},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39373213052749634},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34103965759277344}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7244335412979126},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.6212797164916992},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4965880513191223},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39373213052749634},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34103965759277344},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispacs62486.2024.10868708","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs62486.2024.10868708","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.800000011920929,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1748298788","https://openalex.org/W1965101604","https://openalex.org/W1978936278","https://openalex.org/W2011596161","https://openalex.org/W2104865560","https://openalex.org/W2114226430","https://openalex.org/W2148951605","https://openalex.org/W2534948908","https://openalex.org/W2730839619","https://openalex.org/W2902132001","https://openalex.org/W2909368414","https://openalex.org/W2920521851","https://openalex.org/W4220658889","https://openalex.org/W4298178047","https://openalex.org/W4321021983","https://openalex.org/W4385453519","https://openalex.org/W6791684062"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W4327521644","https://openalex.org/W3132558499","https://openalex.org/W2978884468","https://openalex.org/W2390279801","https://openalex.org/W2005846134","https://openalex.org/W4391913857","https://openalex.org/W2358668433"],"abstract_inverted_index":{"Advancements":[0],"in":[1,93,115],"network":[2,117],"technology,":[3],"such":[4],"as":[5],"5G":[6],"and":[7,60,96],"6G":[8],"systems,":[9],"have":[10],"increased":[11],"the":[12,63,100],"need":[13],"for":[14,25,80,102,113],"large-scale":[15],"data":[16,49,88,104],"communication.":[17],"This":[18],"has":[19],"led":[20],"to":[21,47,58],"a":[22,39],"higher":[23],"demand":[24],"efficient":[26,103],"FFT":[27,42,108],"processors":[28],"capable":[29],"of":[30],"handling":[31],"big":[32],"data.":[33],"In":[34],"this":[35],"paper,":[36],"we":[37],"propose":[38],"low-power":[40],"variable-length":[41],"architecture":[43,53],"with":[44,84],"distributed":[45,76],"memory":[46,69,77,97],"enhance":[48],"processing":[50,94],"efficiency.":[51],"The":[52,106],"employs":[54],"an":[55],"auto-correction":[56],"rotator":[57],"efficiently":[59],"accurately":[61],"generate":[62],"corresponding":[64],"twiddle":[65],"factors":[66],"without":[67],"excessive":[68],"storage.":[70],"To":[71],"further":[72],"reduce":[73],"power":[74],"consumption,":[75],"is":[78],"used":[79],"storing":[81],"computational":[82],"data,":[83],"dynamic":[85],"pointers":[86],"facilitating":[87],"access.":[89],"Simulations":[90],"demonstrate":[91],"improvements":[92],"speed":[95],"efficiency,":[98],"addressing":[99],"demands":[101],"transmission.":[105],"proposed":[107],"chip":[109],"design":[110],"shows":[111],"promise":[112],"application":[114],"next-generation":[116],"systems.":[118]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}