{"id":"https://openalex.org/W4200418629","doi":"https://doi.org/10.1109/ispacs51563.2021.9651013","title":"A Low Power 0.6V Filter-less AD-PLL with a Fast Locking Algorithm in the Subthreshold Region","display_name":"A Low Power 0.6V Filter-less AD-PLL with a Fast Locking Algorithm in the Subthreshold Region","publication_year":2021,"publication_date":"2021-11-16","ids":{"openalex":"https://openalex.org/W4200418629","doi":"https://doi.org/10.1109/ispacs51563.2021.9651013"},"language":"en","primary_location":{"id":"doi:10.1109/ispacs51563.2021.9651013","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs51563.2021.9651013","pdf_url":null,"source":{"id":"https://openalex.org/S4363605678","display_name":"2021 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106668763","display_name":"Roberto Andrino Robles","orcid":null},"institutions":[{"id":"https://openalex.org/I112524849","display_name":"Yamagata University","ror":"https://ror.org/00xy44n04","country_code":"JP","type":"education","lineage":["https://openalex.org/I112524849"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Roberto Andrino Robles","raw_affiliation_strings":["Graduate School of Science and Engineering, Yamagata University, Yamagata, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Engineering, Yamagata University, Yamagata, Japan","institution_ids":["https://openalex.org/I112524849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101474018","display_name":"Tomochika Harada","orcid":"https://orcid.org/0000-0002-9974-4522"},"institutions":[{"id":"https://openalex.org/I112524849","display_name":"Yamagata University","ror":"https://ror.org/00xy44n04","country_code":"JP","type":"education","lineage":["https://openalex.org/I112524849"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomochika Harada","raw_affiliation_strings":["Graduate School of Science and Engineering, Yamagata University, Yamagata, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Engineering, Yamagata University, Yamagata, Japan","institution_ids":["https://openalex.org/I112524849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5106668763"],"corresponding_institution_ids":["https://openalex.org/I112524849"],"apc_list":null,"apc_paid":null,"fwci":1.731,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.83772622,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.7122677564620972},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6522050499916077},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6131478548049927},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5460023283958435},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5364025235176086},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5005083084106445},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.498244047164917},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3207770586013794},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21032750606536865},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.20018604397773743},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1725986897945404},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14129367470741272},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12147614359855652},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.11250507831573486},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.10382649302482605},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.08160609006881714}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.7122677564620972},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6522050499916077},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6131478548049927},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5460023283958435},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5364025235176086},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5005083084106445},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.498244047164917},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3207770586013794},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21032750606536865},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.20018604397773743},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1725986897945404},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14129367470741272},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12147614359855652},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.11250507831573486},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.10382649302482605},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.08160609006881714},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispacs51563.2021.9651013","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs51563.2021.9651013","pdf_url":null,"source":{"id":"https://openalex.org/S4363605678","display_name":"2021 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7799999713897705}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1995795861","https://openalex.org/W2765919156","https://openalex.org/W2907075980","https://openalex.org/W3003234466","https://openalex.org/W3113613735"],"related_works":["https://openalex.org/W4225994594","https://openalex.org/W2020064877","https://openalex.org/W3141024097","https://openalex.org/W2056387586","https://openalex.org/W2167755006","https://openalex.org/W1515931217","https://openalex.org/W2545960595","https://openalex.org/W2122945703","https://openalex.org/W2044919502","https://openalex.org/W2104408907"],"abstract_inverted_index":{"A":[0],"fast":[1],"locking":[2],"algorithm":[3,18],"for":[4,71,100],"use":[5],"in":[6,14,32,73,108],"a":[7,36,68,91,104],"Filter-less":[8,81],"All-digital":[9],"PLL":[10],"(AD-PLL)":[11],"is":[12,83],"presented":[13],"this":[15],"paper.":[16],"This":[17],"makes":[19],"it":[20],"possible":[21],"to":[22,85],"replace":[23],"the":[24,60,74,80,109],"low":[25],"pass":[26],"filters":[27],"and":[28,55],"charge":[29],"pumps":[30],"used":[31],"conventional":[33],"PLLs":[34],"with":[35,39,57],"Time-to-digital":[37],"converter":[38],"small":[40],"area,":[41],"while":[42,95],"reducing":[43],"lock":[44,86],"time.":[45],"The":[46,65],"full":[47],"system":[48],"was":[49],"implemented":[50],"using":[51,59],"0.18µm":[52],"CMOS":[53],"technology":[54],"simulated":[56],"HSPICE":[58],"extracted":[61],"layout":[62],"RC":[63],"parasitics.":[64],"circuit":[66],"uses":[67],"0.6V":[69],"supply":[70],"operation":[72],"subthreshold":[75],"region.":[76],"Results":[77],"show":[78],"that":[79],"AD-PLL":[82],"able":[84],"within":[87],"23":[88],"cycles":[89],"of":[90,103],"1MHz":[92],"reference":[93],"signal":[94],"consuming":[96],"less":[97],"than":[98],"26µW":[99],"all":[101],"configurations":[102],"Programmable":[105],"Frequency":[106],"Divider":[107],"feedback":[110],"path.":[111]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}