{"id":"https://openalex.org/W2576006038","doi":"https://doi.org/10.1109/ispacs.2016.7824708","title":"An architecture design of SAD based template matching for fast queue counter in FPGA","display_name":"An architecture design of SAD based template matching for fast queue counter in FPGA","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2576006038","doi":"https://doi.org/10.1109/ispacs.2016.7824708","mag":"2576006038"},"language":"en","primary_location":{"id":"doi:10.1109/ispacs.2016.7824708","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2016.7824708","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019689855","display_name":"Trio Adiono","orcid":"https://orcid.org/0000-0003-4808-9254"},"institutions":[{"id":"https://openalex.org/I134635517","display_name":"Bandung Institute of Technology","ror":"https://ror.org/00apj8t60","country_code":"ID","type":"education","lineage":["https://openalex.org/I134635517"]}],"countries":["ID"],"is_corresponding":true,"raw_author_name":"Trio Adiono","raw_affiliation_strings":["Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia","institution_ids":["https://openalex.org/I134635517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069954793","display_name":"Mahendra Drajat Adhinata","orcid":null},"institutions":[{"id":"https://openalex.org/I134635517","display_name":"Bandung Institute of Technology","ror":"https://ror.org/00apj8t60","country_code":"ID","type":"education","lineage":["https://openalex.org/I134635517"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"Mahendra Drajat Adhinata","raw_affiliation_strings":["Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia","institution_ids":["https://openalex.org/I134635517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012281427","display_name":"Novi Prihatiningrum","orcid":null},"institutions":[{"id":"https://openalex.org/I134635517","display_name":"Bandung Institute of Technology","ror":"https://ror.org/00apj8t60","country_code":"ID","type":"education","lineage":["https://openalex.org/I134635517"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"Novi Prihatiningrum","raw_affiliation_strings":["Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia","institution_ids":["https://openalex.org/I134635517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008267221","display_name":"Ricky Disastra","orcid":null},"institutions":[{"id":"https://openalex.org/I134635517","display_name":"Bandung Institute of Technology","ror":"https://ror.org/00apj8t60","country_code":"ID","type":"education","lineage":["https://openalex.org/I134635517"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"Ricky Disastra","raw_affiliation_strings":["Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia","institution_ids":["https://openalex.org/I134635517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030422145","display_name":"Rachmad Vidya Wicaksana Putra","orcid":"https://orcid.org/0000-0001-8597-4530"},"institutions":[{"id":"https://openalex.org/I134635517","display_name":"Bandung Institute of Technology","ror":"https://ror.org/00apj8t60","country_code":"ID","type":"education","lineage":["https://openalex.org/I134635517"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"Rachmad Vidya Wicaksana Putra","raw_affiliation_strings":["Institut Teknologi Bandung, Bandung, Jawa Barat, ID"],"affiliations":[{"raw_affiliation_string":"Institut Teknologi Bandung, Bandung, Jawa Barat, ID","institution_ids":["https://openalex.org/I134635517"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064568123","display_name":"Amy Hamidah Salman","orcid":null},"institutions":[{"id":"https://openalex.org/I134635517","display_name":"Bandung Institute of Technology","ror":"https://ror.org/00apj8t60","country_code":"ID","type":"education","lineage":["https://openalex.org/I134635517"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"Amy Hamidah Salman","raw_affiliation_strings":["Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia","institution_ids":["https://openalex.org/I134635517"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5019689855"],"corresponding_institution_ids":["https://openalex.org/I134635517"],"apc_list":null,"apc_paid":null,"fwci":0.3675,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67917311,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9914000034332275,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.988099992275238,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8431597948074341},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.7475357055664062},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7207409739494324},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.6516382694244385},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.49539458751678467},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.47635436058044434},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.47357046604156494},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.45863306522369385},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.45793604850769043},{"id":"https://openalex.org/keywords/template-matching","display_name":"Template matching","score":0.45739516615867615},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.42289164662361145},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4154939651489258},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40453824400901794},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2233416736125946},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14975476264953613},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.09239199757575989},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07364562153816223}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8431597948074341},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.7475357055664062},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7207409739494324},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.6516382694244385},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.49539458751678467},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.47635436058044434},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.47357046604156494},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.45863306522369385},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.45793604850769043},{"id":"https://openalex.org/C158096908","wikidata":"https://www.wikidata.org/wiki/Q3983303","display_name":"Template matching","level":3,"score":0.45739516615867615},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.42289164662361145},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4154939651489258},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40453824400901794},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2233416736125946},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14975476264953613},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.09239199757575989},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07364562153816223},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispacs.2016.7824708","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2016.7824708","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1538143401","https://openalex.org/W1926002201","https://openalex.org/W1985304411","https://openalex.org/W2126104446","https://openalex.org/W2573937527","https://openalex.org/W4250231329","https://openalex.org/W6640372994"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2316202402","https://openalex.org/W2082487009","https://openalex.org/W2373535795","https://openalex.org/W3103262449","https://openalex.org/W2787763930"],"abstract_inverted_index":{"In":[0],"this":[1,25],"paper,":[2],"we":[3],"propose":[4],"an":[5],"architecture":[6,26],"design":[7,27,97,154],"of":[8,10,24,36,45,54,63],"Sum":[9],"Absolute":[11],"Difference":[12],"(SAD)":[13],"based":[14],"template":[15,56,65],"matching":[16],"for":[17],"fast":[18,157],"queue":[19],"counter.":[20],"The":[21,75],"main":[22],"idea":[23],"are":[28,69,86],"line":[29,38],"delay":[30,39],"and":[31,61,66,71,93,110,117],"SAD":[32,81],"processor":[33,76],"array.":[34],"Size":[35],"the":[37,43,46,52,55,64,95,152],"is":[40,49,58],"640\u00d7100,":[41],"since":[42],"length":[44],"source":[47,67],"image":[48,57,138],"640":[50],"pixels,":[51],"width":[53],"100":[59,132],"pixels":[60,73],"specification":[62],"images":[68],"640\u00d7480":[70],"40\u00d7100":[72,80],"respectively.":[74],"array":[77],"(PA)":[78],"contains":[79],"processing":[82,139],"elements":[83],"(PEs)":[84],"that":[85,151],"mapped":[87],"into":[88],"horizontal":[89],"structure.":[90],"We":[91],"synthesize":[92],"implement":[94],"proposed":[96,153],"in":[98,143],"FPGA":[99],"Altera":[100],"DE2-115.":[101],"It":[102,120],"can":[103,140,155],"reach":[104,156],"128.35":[105],"MHz":[106,133],"as":[107],"maximum":[108],"frequency":[109],"occupies":[111],"59,899":[112],"memory":[113],"bits;":[114],"17,158":[115],"registers":[116],"17,411":[118],"combinationals.":[119],"needs":[121],"307,200":[122],"clock":[123,134],"cycles":[124],"to":[125],"finish":[126],"a":[127,136],"single":[128,137],"image.":[129],"By":[130],"using":[131],"frequency,":[135],"be":[141],"conducted":[142],"3.072":[144],"ms":[145],"(325":[146],"fps).":[147],"These":[148],"results":[149],"show":[150],"computational":[158],"performance.":[159]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}