{"id":"https://openalex.org/W2573937527","doi":"https://doi.org/10.1109/ispacs.2016.7824675","title":"Parallel morphological template matching design for efficient human detection application","display_name":"Parallel morphological template matching design for efficient human detection application","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2573937527","doi":"https://doi.org/10.1109/ispacs.2016.7824675","mag":"2573937527"},"language":"en","primary_location":{"id":"doi:10.1109/ispacs.2016.7824675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2016.7824675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019689855","display_name":"Trio Adiono","orcid":"https://orcid.org/0000-0003-4808-9254"},"institutions":[{"id":"https://openalex.org/I134635517","display_name":"Bandung Institute of Technology","ror":"https://ror.org/00apj8t60","country_code":"ID","type":"education","lineage":["https://openalex.org/I134635517"]}],"countries":["ID"],"is_corresponding":true,"raw_author_name":"Trio Adiono","raw_affiliation_strings":["Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia","institution_ids":["https://openalex.org/I134635517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028307191","display_name":"Radhian Ferel Armansyah","orcid":null},"institutions":[{"id":"https://openalex.org/I134635517","display_name":"Bandung Institute of Technology","ror":"https://ror.org/00apj8t60","country_code":"ID","type":"education","lineage":["https://openalex.org/I134635517"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"Radhian Ferel Armansyah","raw_affiliation_strings":["Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia","institution_ids":["https://openalex.org/I134635517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057510339","display_name":"Fadhli Dzil Ikram","orcid":null},"institutions":[{"id":"https://openalex.org/I134635517","display_name":"Bandung Institute of Technology","ror":"https://ror.org/00apj8t60","country_code":"ID","type":"education","lineage":["https://openalex.org/I134635517"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"Fadhli Dzil Ikram","raw_affiliation_strings":["Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia","institution_ids":["https://openalex.org/I134635517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028275634","display_name":"Swizya Satira Nolika","orcid":null},"institutions":[{"id":"https://openalex.org/I134635517","display_name":"Bandung Institute of Technology","ror":"https://ror.org/00apj8t60","country_code":"ID","type":"education","lineage":["https://openalex.org/I134635517"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"Swizya Satira Nolika","raw_affiliation_strings":["Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia","institution_ids":["https://openalex.org/I134635517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030422145","display_name":"Rachmad Vidya Wicaksana Putra","orcid":"https://orcid.org/0000-0001-8597-4530"},"institutions":[{"id":"https://openalex.org/I134635517","display_name":"Bandung Institute of Technology","ror":"https://ror.org/00apj8t60","country_code":"ID","type":"education","lineage":["https://openalex.org/I134635517"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"Rachmad Vidya Wicaksana Putra","raw_affiliation_strings":["Institut Teknologi Bandung, Bandung, Jawa Barat, ID"],"affiliations":[{"raw_affiliation_string":"Institut Teknologi Bandung, Bandung, Jawa Barat, ID","institution_ids":["https://openalex.org/I134635517"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064568123","display_name":"Amy Hamidah Salman","orcid":null},"institutions":[{"id":"https://openalex.org/I134635517","display_name":"Bandung Institute of Technology","ror":"https://ror.org/00apj8t60","country_code":"ID","type":"education","lineage":["https://openalex.org/I134635517"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"Amy Hamidah Salman","raw_affiliation_strings":["Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Institut Teknologi Bandung, Bandung, Indonesia","institution_ids":["https://openalex.org/I134635517"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5019689855"],"corresponding_institution_ids":["https://openalex.org/I134635517"],"apc_list":null,"apc_paid":null,"fwci":0.7351,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.76206435,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9835000038146973,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10331","display_name":"Video Surveillance and Tracking Methods","score":0.9761999845504761,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7876108884811401},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.75719153881073},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.6150212287902832},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5909198522567749},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.582022488117218},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5724555253982544},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.5623705983161926},{"id":"https://openalex.org/keywords/template-matching","display_name":"Template matching","score":0.4718858003616333},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4541971981525421},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4528636634349823},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44221726059913635},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.42051756381988525},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4186375141143799},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.40325838327407837},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32002365589141846},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.29687678813934326},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2398916780948639},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23958611488342285}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7876108884811401},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.75719153881073},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.6150212287902832},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5909198522567749},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.582022488117218},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5724555253982544},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.5623705983161926},{"id":"https://openalex.org/C158096908","wikidata":"https://www.wikidata.org/wiki/Q3983303","display_name":"Template matching","level":3,"score":0.4718858003616333},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4541971981525421},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4528636634349823},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44221726059913635},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.42051756381988525},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4186375141143799},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.40325838327407837},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32002365589141846},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.29687678813934326},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2398916780948639},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23958611488342285},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispacs.2016.7824675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2016.7824675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1926002201","https://openalex.org/W1985701745","https://openalex.org/W2126104446","https://openalex.org/W2268808286","https://openalex.org/W2576006038","https://openalex.org/W4250231329","https://openalex.org/W6640372994"],"related_works":["https://openalex.org/W4312097652","https://openalex.org/W3210240295","https://openalex.org/W1748531671","https://openalex.org/W2072840391","https://openalex.org/W818963952","https://openalex.org/W2039140951","https://openalex.org/W3023684187","https://openalex.org/W2157277696","https://openalex.org/W2018106661","https://openalex.org/W1939541994"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,56],"present":[4],"a":[5,60],"VLSI":[6],"design":[7,99,139],"of":[8,13,49],"human":[9],"detection":[10],"using":[11,102],"Sum":[12],"Absolute":[14],"Difference":[15],"(SAD)":[16],"based":[17],"parallel":[18,85],"morphological":[19],"template":[20,45,81],"matching":[21],"method.":[22],"Its":[23],"research":[24],"targets":[25],"are":[26],"to":[27,40],"achieve":[28],"small":[29],"area":[30],"consumption":[31],"yet":[32],"with":[33,47],"fast":[34],"computation.":[35],"The":[36,97,112],"architecture":[37,62],"is":[38,82,100],"designed":[39],"process":[41],"original":[42],"and":[43,51,66,80,105,126,149],"its":[44],"images":[46],"resolution":[48],"640\u00d7480":[50],"40\u00d7100":[52,92],"pixels":[53,93],"respectively.":[54],"Here,":[55],"propose":[57],"two":[58],"techniques,":[59],"rolling-index":[61],"for":[63,134],"SAD":[64,89],"computation":[65],"an":[67],"optimized":[68],"binary":[69],"tree":[70],"adder.":[71],"For":[72],"every":[73],"calculation":[74,90],"window,":[75],"the":[76,88,127],"difference":[77],"between":[78],"source":[79],"calculated":[83],"in":[84,107],"processing.":[86],"Hence,":[87],"computes":[91],"per":[94],"clock":[95,118],"cycle.":[96],"proposed":[98,138],"coded":[101],"Verilog":[103],"HDL":[104],"implemented":[106],"Altera":[108],"Cyclone":[109],"II":[110],"FPGA.":[111],"full":[113],"processing":[114],"time":[115],"needs":[116,123],"307,200":[117],"cycles.":[119],"Each":[120],"image":[121],"frame":[122,128],"6.144":[124],"ms":[125],"speed":[129],"reaches":[130],"162":[131],"frame-per-second":[132],"(fps)":[133],"video":[135],"application.":[136],"This":[137],"only":[140],"consumes":[141],"16,689":[142],"logic":[143,152],"elements,":[144],"comprising":[145],"12,732":[146],"combinational":[147],"functions":[148],"4,460":[150],"dedicated":[151],"registers.":[153]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}