{"id":"https://openalex.org/W2055056018","doi":"https://doi.org/10.1109/ispacs.2012.6473492","title":"Ant colony optimization algorithm design and its FPGA implementation","display_name":"Ant colony optimization algorithm design and its FPGA implementation","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2055056018","doi":"https://doi.org/10.1109/ispacs.2012.6473492","mag":"2055056018"},"language":"en","primary_location":{"id":"doi:10.1109/ispacs.2012.6473492","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2012.6473492","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Symposium on Intelligent Signal Processing and Communications Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030510722","display_name":"Shih\u2010An Li","orcid":"https://orcid.org/0000-0003-3055-8702"},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shih-An Li","raw_affiliation_strings":["Department of Electrical Engineering, Tamkang University, New Taipei, Taiwan","Department of Electrical Engineering, Tamkang University, New Taipei City, 251, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Tamkang University, New Taipei, Taiwan","institution_ids":["https://openalex.org/I107470533"]},{"raw_affiliation_string":"Department of Electrical Engineering, Tamkang University, New Taipei City, 251, Taiwan","institution_ids":["https://openalex.org/I107470533"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056559993","display_name":"Minhao Yang","orcid":"https://orcid.org/0000-0003-1141-4818"},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Min-Hao Yang","raw_affiliation_strings":["Department of Electrical Engineering, Tamkang University, New Taipei, Taiwan","Department of Electrical Engineering, Tamkang University, New Taipei City, 251, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Tamkang University, New Taipei, Taiwan","institution_ids":["https://openalex.org/I107470533"]},{"raw_affiliation_string":"Department of Electrical Engineering, Tamkang University, New Taipei City, 251, Taiwan","institution_ids":["https://openalex.org/I107470533"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056683420","display_name":"Chung-Wei Weng","orcid":"https://orcid.org/0000-0002-0494-8056"},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Wei Weng","raw_affiliation_strings":["Department of Electrical Engineering, Tamkang University, New Taipei, Taiwan","Department of Electrical Engineering, Tamkang University, New Taipei City, 251, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Tamkang University, New Taipei, Taiwan","institution_ids":["https://openalex.org/I107470533"]},{"raw_affiliation_string":"Department of Electrical Engineering, Tamkang University, New Taipei City, 251, Taiwan","institution_ids":["https://openalex.org/I107470533"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100615547","display_name":"Yihong Chen","orcid":"https://orcid.org/0000-0002-3416-5482"},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Hong Chen","raw_affiliation_strings":["Department of Electrical Engineering, Tamkang University, New Taipei, Taiwan","Department of Electrical Engineering, Tamkang University, New Taipei City, 251, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Tamkang University, New Taipei, Taiwan","institution_ids":["https://openalex.org/I107470533"]},{"raw_affiliation_string":"Department of Electrical Engineering, Tamkang University, New Taipei City, 251, Taiwan","institution_ids":["https://openalex.org/I107470533"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111679104","display_name":"Chia-Hung Lo","orcid":null},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Hung Lo","raw_affiliation_strings":["Department of Electrical Engineering, Tamkang University, New Taipei, Taiwan","Department of Electrical Engineering, Tamkang University, New Taipei City, 251, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Tamkang University, New Taipei, Taiwan","institution_ids":["https://openalex.org/I107470533"]},{"raw_affiliation_string":"Department of Electrical Engineering, Tamkang University, New Taipei City, 251, Taiwan","institution_ids":["https://openalex.org/I107470533"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037232729","display_name":"Ching\u2010Chang Wong","orcid":"https://orcid.org/0000-0003-1095-728X"},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Chang Wong","raw_affiliation_strings":["Department of Electrical Engineering, Tamkang University, New Taipei, Taiwan","Department of Electrical Engineering, Tamkang University, New Taipei City, 251, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Tamkang University, New Taipei, Taiwan","institution_ids":["https://openalex.org/I107470533"]},{"raw_affiliation_string":"Department of Electrical Engineering, Tamkang University, New Taipei City, 251, Taiwan","institution_ids":["https://openalex.org/I107470533"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I107470533"],"apc_list":null,"apc_paid":null,"fwci":0.8861,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.79818974,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"262","last_page":"265"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10100","display_name":"Metaheuristic Optimization Algorithms Research","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10100","display_name":"Metaheuristic Optimization Algorithms Research","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.9824000000953674,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8093225955963135},{"id":"https://openalex.org/keywords/ant-colony-optimization-algorithms","display_name":"Ant colony optimization algorithms","score":0.7675992250442505},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7518247365951538},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7253792881965637},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6867189407348633},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6045190691947937},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5528817772865295},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5153419375419617},{"id":"https://openalex.org/keywords/nios-ii","display_name":"Nios II","score":0.48732075095176697},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4752464294433594},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4677222967147827},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.4566253423690796},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43887022137641907},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39853423833847046},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3672678470611572},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3275355398654938},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09306702017784119}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8093225955963135},{"id":"https://openalex.org/C40128228","wikidata":"https://www.wikidata.org/wiki/Q460851","display_name":"Ant colony optimization algorithms","level":2,"score":0.7675992250442505},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7518247365951538},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7253792881965637},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6867189407348633},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6045190691947937},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5528817772865295},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5153419375419617},{"id":"https://openalex.org/C2781190120","wikidata":"https://www.wikidata.org/wiki/Q438281","display_name":"Nios II","level":3,"score":0.48732075095176697},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4752464294433594},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4677222967147827},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.4566253423690796},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43887022137641907},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39853423833847046},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3672678470611572},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3275355398654938},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09306702017784119},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ispacs.2012.6473492","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2012.6473492","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Symposium on Intelligent Signal Processing and Communications Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:tkuir.lib.tku.edu.tw:987654321/80317","is_oa":false,"landing_page_url":"https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/80317","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W85156741","https://openalex.org/W2041650965","https://openalex.org/W2048698391","https://openalex.org/W2078163245","https://openalex.org/W2107941094","https://openalex.org/W2154929945","https://openalex.org/W2167920923","https://openalex.org/W6603377405","https://openalex.org/W6661118662"],"related_works":["https://openalex.org/W2107240870","https://openalex.org/W2136295006","https://openalex.org/W2355008012","https://openalex.org/W2376054928","https://openalex.org/W2348079428","https://openalex.org/W2165480138","https://openalex.org/W2107517480","https://openalex.org/W4231001357","https://openalex.org/W2158571935","https://openalex.org/W2055056018"],"abstract_inverted_index":{"In":[0,22,58,115],"this":[1,23,59],"paper,":[2,24,60],"a":[3,47,51,55,85,91],"Hardware/Software":[4],"(HW/SW)":[5],"co-design":[6,44],"method":[7,45],"of":[8,78],"ant":[9],"colony":[10],"optimization":[11],"(ACO)":[12],"algorithm":[13,81],"is":[14,27,34,46,94],"proposed":[15,127],"to":[16,75,96],"implement":[17],"on":[18,50,54],"the":[19,25,61,76,79,107,111,116,119,126],"FPGA":[20],"chip.":[21],"software":[26],"designed":[28,35,68,95,105],"with":[29,36],"C":[30,108],"language":[31,40,109],"and":[32,64,82],"hardware":[33,38,92],"Verilog":[37],"description":[39],"(HDL).":[41],"The":[42,71,100],"HW/SW":[43],"technique":[48],"based":[49],"SOPC":[52],"(System":[53],"Programmable":[56],"Chip).":[57],"path":[62,65,72,101],"selecting":[63,73],"analysis":[66,102],"are":[67],"in":[69],"SOPC.":[70],"belongs":[74],"pre-processing":[77],"ACO":[80],"it":[83],"cost":[84],"longer":[86],"computing":[87],"processing":[88,120],"time.":[89],"Therefore,":[90],"circuit":[93],"speed":[97],"up":[98],"processing.":[99],"will":[103],"be":[104,123],"by":[106,125],"within":[110],"NIOS":[112],"II":[113],"processor.":[114],"experimental":[117],"results,":[118],"time":[121],"can":[122],"reduced":[124],"method.":[128]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}