{"id":"https://openalex.org/W1993010599","doi":"https://doi.org/10.1109/ispa.2012.102","title":"Cache Miss Characterization in Hierarchical Large-Scale Cache-Coherent Systems","display_name":"Cache Miss Characterization in Hierarchical Large-Scale Cache-Coherent Systems","publication_year":2012,"publication_date":"2012-07-01","ids":{"openalex":"https://openalex.org/W1993010599","doi":"https://doi.org/10.1109/ispa.2012.102","mag":"1993010599"},"language":"en","primary_location":{"id":"doi:10.1109/ispa.2012.102","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispa.2012.102","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073507304","display_name":"Alberto Ros","orcid":"https://orcid.org/0000-0001-5757-1064"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Alberto Ros","raw_affiliation_strings":["Departamento de Ingenier\u00eda y Tecnolog\u00eda de Computadores, Universidad de Murcia, Murcia, Spain","Dept. de Ing. y Tecnol. de Comput., Univ. de Murcia, Murcia, Spain"],"affiliations":[{"raw_affiliation_string":"Departamento de Ingenier\u00eda y Tecnolog\u00eda de Computadores, Universidad de Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]},{"raw_affiliation_string":"Dept. de Ing. y Tecnol. de Comput., Univ. de Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016988265","display_name":"Blas Cuesta","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Blas Cuesta","raw_affiliation_strings":["Intel Laboratories Barcelona, Spain","Intel Labs Barcelona Barcelona Spain"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories Barcelona, Spain","institution_ids":[]},{"raw_affiliation_string":"Intel Labs Barcelona Barcelona Spain","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033867189","display_name":"Mar\u00eda E. G\u00f3mez","orcid":"https://orcid.org/0000-0003-1466-4118"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Maria Engracia Gomez","raw_affiliation_strings":["Department of Computer Engineering, Universitat Polit\u00e9cnica de Val\u00e9ncia, Valencia, Spain","Dept. of Comput. Eng., Univ. Politec. de Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Universitat Polit\u00e9cnica de Val\u00e9ncia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Univ. Politec. de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034493170","display_name":"Antonio Robles","orcid":"https://orcid.org/0000-0002-0887-3258"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Robles","raw_affiliation_strings":["Department of Computer Engineering, Universitat Polit\u00e9cnica de Val\u00e9ncia, Valencia, Spain","Dept. of Comput. Eng., Univ. Politec. de Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Universitat Polit\u00e9cnica de Val\u00e9ncia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Univ. Politec. de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040384183","display_name":"J. Duato","orcid":"https://orcid.org/0000-0002-7785-0607"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose Duato","raw_affiliation_strings":["Department of Computer Engineering, Universitat Polit\u00e9cnica de Val\u00e9ncia, Valencia, Spain","Dept. of Comput. Eng., Univ. Politec. de Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Universitat Polit\u00e9cnica de Val\u00e9ncia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Univ. Politec. de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5073507304"],"corresponding_institution_ids":["https://openalex.org/I80180929"],"apc_list":null,"apc_paid":null,"fwci":1.4184,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.81715768,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"33","issue":null,"first_page":"691","last_page":"696"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.8758349418640137},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8194501399993896},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.782609224319458},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.7660508155822754},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.7628622055053711},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.6780401468276978},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.6711184978485107},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.6107679605484009},{"id":"https://openalex.org/keywords/traverse","display_name":"Traverse","score":0.49276092648506165},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.48922300338745117},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.4881911873817444},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4711293876171112},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4147624969482422},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3899691104888916},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.33534300327301025},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07972362637519836}],"concepts":[{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.8758349418640137},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8194501399993896},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.782609224319458},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.7660508155822754},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.7628622055053711},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.6780401468276978},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.6711184978485107},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.6107679605484009},{"id":"https://openalex.org/C176809094","wikidata":"https://www.wikidata.org/wiki/Q15401496","display_name":"Traverse","level":2,"score":0.49276092648506165},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.48922300338745117},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.4881911873817444},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4711293876171112},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4147624969482422},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3899691104888916},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.33534300327301025},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07972362637519836},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispa.2012.102","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispa.2012.102","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1497011614","https://openalex.org/W1975153799","https://openalex.org/W2014597278","https://openalex.org/W2046996113","https://openalex.org/W2070949616","https://openalex.org/W2120635877","https://openalex.org/W2141386638","https://openalex.org/W2145021036","https://openalex.org/W2146784273","https://openalex.org/W2157225945","https://openalex.org/W2160116391","https://openalex.org/W2164264749","https://openalex.org/W2169875292","https://openalex.org/W2899776364","https://openalex.org/W4238549726","https://openalex.org/W6755750044","https://openalex.org/W6820157634"],"related_works":["https://openalex.org/W2290195868","https://openalex.org/W2584505417","https://openalex.org/W4285204597","https://openalex.org/W1555453305","https://openalex.org/W3193874149","https://openalex.org/W2987765027","https://openalex.org/W2047210963","https://openalex.org/W2379215066","https://openalex.org/W1907826018","https://openalex.org/W2290179447"],"abstract_inverted_index":{"There":[0],"is":[1,81],"a":[2,47,61,82,109],"growing":[3],"trend":[4],"towards":[5],"developing":[6],"large-scale":[7],"cache-coherent":[8],"systems":[9],"by":[10],"using":[11],"commodity":[12],"symmetric":[13],"multiprocessors,":[14],"which":[15],"requires":[16],"to":[17,30,66,132],"extend":[18],"their":[19],"coherence":[20,26,63],"protocol.":[21],"In":[22,42],"such":[23],"systems,":[24,91],"cache":[25,31,48,69,118],"transactions":[27],"issued":[28],"due":[29],"misses":[32,119],"traverse":[33],"interconnection":[34],"networks":[35],"with":[36,111],"very":[37],"different":[38],"topologies":[39],"and":[40,92],"latencies.":[41],"this":[43,94],"work,":[44],"we":[45],"perform":[46],"miss":[49,87],"characterization":[50],"aimed":[51],"at":[52],"analyzing":[53],"the":[54,99,104,117,123],"benefits":[55],"that":[56,79,93],"can":[57,129],"be":[58],"expected":[59],"for":[60,134],"specialized":[62],"controller":[64],"able":[65],"locally":[67],"resolve":[68],"misses,":[70],"thus":[71],"saving":[72],"traffic":[73],"across":[74],"long-latency":[75],"links.":[76],"Results":[77],"show":[78],"there":[80],"high":[83],"potential":[84,95],"in":[85,89,103,108],"reducing":[86],"latency":[88],"these":[90],"reduction":[96],"grows":[97],"as":[98],"number":[100],"of":[101,116],"nodes":[102],"system":[105,110],"increases.":[106],"Particularly,":[107],"just":[112],"two":[113],"boards":[114],"40%":[115],"do":[120],"not":[121],"need":[122],"expensive":[124],"inter-board":[125],"communication.":[126],"This":[127],"percentage":[128],"increase":[130],"up":[131],"67.5%":[133],"an":[135],"8-board":[136],"system.":[137]},"counts_by_year":[{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}