{"id":"https://openalex.org/W2918058197","doi":"https://doi.org/10.1109/isocc.2018.8649931","title":"Temperature Independent Subthreshold Circuits Design","display_name":"Temperature Independent Subthreshold Circuits Design","publication_year":2018,"publication_date":"2018-11-01","ids":{"openalex":"https://openalex.org/W2918058197","doi":"https://doi.org/10.1109/isocc.2018.8649931","mag":"2918058197"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2018.8649931","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2018.8649931","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008315931","display_name":"Morteza Nabavi","orcid":"https://orcid.org/0000-0001-7960-471X"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Morteza Nabavi","raw_affiliation_strings":["Polystim Neurotech Lab, Polytechnique, Montreal, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Polystim Neurotech Lab, Polytechnique, Montreal, QC, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113809236","display_name":"Maitham Shams","orcid":null},"institutions":[{"id":"https://openalex.org/I67031392","display_name":"Carleton University","ror":"https://ror.org/02qtvee93","country_code":"CA","type":"education","lineage":["https://openalex.org/I67031392"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Maitham Shams","raw_affiliation_strings":["Department of Electronics, Carleton University, Ottawa, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Carleton University, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I67031392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108528341","display_name":"Mohammad Sawan","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohammad Sawan","raw_affiliation_strings":["Polystim Neurotech Lab, Polytechnique, Montreal, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Polystim Neurotech Lab, Polytechnique, Montreal, QC, Canada","institution_ids":["https://openalex.org/I45683168"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"92","last_page":"93"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9670640230178833},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.9474088549613953},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.8951713442802429},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.7245532870292664},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5682677030563354},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.5183754563331604},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5098461508750916},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45616230368614197},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43243342638015747},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.38628268241882324},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3697648048400879},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3204459249973297},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2571495771408081},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20769673585891724}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9670640230178833},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.9474088549613953},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.8951713442802429},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.7245532870292664},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5682677030563354},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.5183754563331604},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5098461508750916},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45616230368614197},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43243342638015747},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.38628268241882324},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3697648048400879},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3204459249973297},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2571495771408081},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20769673585891724}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isocc.2018.8649931","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2018.8649931","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:43187","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/43187/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2118264426","https://openalex.org/W2127681166","https://openalex.org/W2291764406","https://openalex.org/W2490765418"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2918058197","https://openalex.org/W1742453416"],"abstract_inverted_index":{"Subthreshold":[0],"circuits":[1,23,35],"are":[2],"suitable":[3],"for":[4],"applications":[5,9],"such":[6],"as":[7],"bio-medical":[8],"where":[10],"the":[11,19,60],"amount":[12],"of":[13,21,68],"energy":[14],"consumption":[15],"is":[16,24,57,66],"critical.":[17],"However,":[18],"drawback":[20],"these":[22],"their":[25],"low":[26],"speed.":[27],"Parallel":[28],"transistor":[29],"stacks":[30],"technique":[31],"and":[32],"designing":[33],"subthreshold":[34],"based":[36],"on":[37],"optimum":[38],"PMOS":[39,61],"to":[40,62],"NMOS":[41,63],"width":[42,64],"ratio":[43,65],"has":[44],"shown":[45,58],"significant":[46],"speed":[47],"improvements.":[48],"In":[49],"this":[50],"paper,":[51],"by":[52],"providing":[53],"analytical":[54],"proof,":[55],"it":[56],"that":[59],"independent":[67],"temperature.":[69]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}