{"id":"https://openalex.org/W4411409804","doi":"https://doi.org/10.1109/ismvl64713.2025.00023","title":"An FPGA-based rapid-prototyping platform for spintronics-based edge-computing hardware","display_name":"An FPGA-based rapid-prototyping platform for spintronics-based edge-computing hardware","publication_year":2025,"publication_date":"2025-06-05","ids":{"openalex":"https://openalex.org/W4411409804","doi":"https://doi.org/10.1109/ismvl64713.2025.00023"},"language":"en","primary_location":{"id":"doi:10.1109/ismvl64713.2025.00023","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl64713.2025.00023","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 55th International Symposium on Multiple-Valued Logic (ISMVL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010061828","display_name":"Daisuke Suzuki","orcid":"https://orcid.org/0000-0002-5843-9433"},"institutions":[{"id":"https://openalex.org/I141591182","display_name":"University of Aizu","ror":"https://ror.org/02pg0e883","country_code":"JP","type":"education","lineage":["https://openalex.org/I141591182"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Daisuke Suzuki","raw_affiliation_strings":["The University of Aizu,School of Computer Science and Engineering,Aizuwakamatsu,Japan"],"affiliations":[{"raw_affiliation_string":"The University of Aizu,School of Computer Science and Engineering,Aizuwakamatsu,Japan","institution_ids":["https://openalex.org/I141591182"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023574224","display_name":"Akira Tamakoshi","orcid":"https://orcid.org/0000-0002-7348-8196"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Akira Tamakoshi","raw_affiliation_strings":["Tohoku University,Research Institute of Electrical Communication,Sendai,Japan"],"affiliations":[{"raw_affiliation_string":"Tohoku University,Research Institute of Electrical Communication,Sendai,Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109357349","display_name":"Tomohiro Yoneda","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomohiro Yoneda","raw_affiliation_strings":["Tohoku University,Research Institute of Electrical Communication,Sendai,Japan"],"affiliations":[{"raw_affiliation_string":"Tohoku University,Research Institute of Electrical Communication,Sendai,Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002874074","display_name":"Masanori Natsui","orcid":"https://orcid.org/0000-0001-7424-4663"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masanori Natsui","raw_affiliation_strings":["Tohoku University,Research Institute of Electrical Communication,Sendai,Japan"],"affiliations":[{"raw_affiliation_string":"Tohoku University,Research Institute of Electrical Communication,Sendai,Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066768183","display_name":"Yasuhiro Takako","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuhiro Takako","raw_affiliation_strings":["Tohoku University,Research Institute of Electrical Communication,Sendai,Japan"],"affiliations":[{"raw_affiliation_string":"Tohoku University,Research Institute of Electrical Communication,Sendai,Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062434040","display_name":"Takahiro Hanyu","orcid":"https://orcid.org/0000-0002-4397-8290"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro Hanyu","raw_affiliation_strings":["Tohoku University,Research Institute of Electrical Communication,Sendai,Japan"],"affiliations":[{"raw_affiliation_string":"Tohoku University,Research Institute of Electrical Communication,Sendai,Japan","institution_ids":["https://openalex.org/I201537933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5010061828"],"corresponding_institution_ids":["https://openalex.org/I141591182"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15298827,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"70","last_page":"73"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12784","display_name":"Modular Robots and Swarm Intelligence","score":0.9843999743461609,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9745000004768372,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8009821772575378},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6610479950904846},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6118125915527344},{"id":"https://openalex.org/keywords/edge-computing","display_name":"Edge computing","score":0.5435608625411987},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5426999926567078},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.5225417017936707},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.483624130487442},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4351189136505127},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4065232574939728},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17896974086761475},{"id":"https://openalex.org/keywords/internet-of-things","display_name":"Internet of Things","score":0.14984673261642456},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08544808626174927}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8009821772575378},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6610479950904846},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6118125915527344},{"id":"https://openalex.org/C2778456923","wikidata":"https://www.wikidata.org/wiki/Q5337692","display_name":"Edge computing","level":3,"score":0.5435608625411987},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5426999926567078},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.5225417017936707},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.483624130487442},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4351189136505127},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4065232574939728},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17896974086761475},{"id":"https://openalex.org/C81860439","wikidata":"https://www.wikidata.org/wiki/Q251212","display_name":"Internet of Things","level":2,"score":0.14984673261642456},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08544808626174927},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ismvl64713.2025.00023","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl64713.2025.00023","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 55th International Symposium on Multiple-Valued Logic (ISMVL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W811376922","https://openalex.org/W1977773606","https://openalex.org/W2005602803","https://openalex.org/W2096445739","https://openalex.org/W2116768756","https://openalex.org/W2417231355","https://openalex.org/W2514994418","https://openalex.org/W2751904527","https://openalex.org/W2764337919","https://openalex.org/W2765235648","https://openalex.org/W2897303255","https://openalex.org/W2962856739","https://openalex.org/W2965634106","https://openalex.org/W2967487348","https://openalex.org/W3015578669","https://openalex.org/W3033033241","https://openalex.org/W3046471834","https://openalex.org/W3048503986","https://openalex.org/W3094358824","https://openalex.org/W3101746025","https://openalex.org/W3104870461","https://openalex.org/W3153629422","https://openalex.org/W4230995605","https://openalex.org/W4403411853"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2126857316","https://openalex.org/W2152074211","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2113308450","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W2139962137"],"abstract_inverted_index":{"A":[0],"spintronics-based":[1,62],"nonvolatile":[2,107],"logic":[3,63,88],"LSI":[4,64],"whose":[5],"power":[6],"supply":[7],"can":[8,66,82,91],"be":[9,67,83],"quickly":[10],"turned":[11],"on/off":[12],"without":[13],"external":[14],"memory":[15],"access":[16],"is":[17,33],"one":[18],"possible":[19],"approach":[20],"for":[21,47,60],"implementing":[22],"ultra-low-power":[23],"edge":[24],"computing.":[25],"On":[26],"the":[27,61,78,95,112],"other":[28],"hand,":[29],"its":[30],"verification":[31,41],"environment":[32],"not":[34],"sufficient":[35],"yet":[36],"while":[37],"there":[38],"are":[39,109],"many":[40],"tasks":[42],"due":[43],"to":[44],"additional":[45],"functions":[46],"accessing":[48],"spintronics":[49,79],"devices.":[50],"From":[51],"this":[52,54],"viewpoint,":[53],"paper":[55],"presents":[56],"a":[57,70,86,100],"rapid-prototyping":[58],"platform":[59],"which":[65,90],"implemented":[68,93,110],"on":[69,94,111],"commercial":[71],"FPGA.":[72,96],"By":[73],"extracting":[74],"logical":[75],"behavior":[76],"of":[77],"device,":[80],"it":[81],"regarded":[84],"as":[85],"sequential":[87],"circuit":[89],"easily":[92],"As":[97],"typical":[98],"examples,":[99],"binary":[101],"convolutional":[102],"neural":[103],"network":[104],"accelerator":[105],"and":[106],"FPGA":[108,113],"board.":[114]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}