{"id":"https://openalex.org/W2162337249","doi":"https://doi.org/10.1109/ismvl.2004.1319954","title":"Three dimensional multiple valued circuits design based on single-electron logic","display_name":"Three dimensional multiple valued circuits design based on single-electron logic","publication_year":2004,"publication_date":"2004-09-28","ids":{"openalex":"https://openalex.org/W2162337249","doi":"https://doi.org/10.1109/ismvl.2004.1319954","mag":"2162337249"},"language":"en","primary_location":{"id":"doi:10.1109/ismvl.2004.1319954","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2004.1319954","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 34th International Symposium on Multiple-Valued Logic","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085946799","display_name":"Svetlana Yanushkevich","orcid":"https://orcid.org/0000-0003-4794-9849"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"S.N. Yanushkevich","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012152274","display_name":"Vlad P. Shmerko","orcid":"https://orcid.org/0000-0002-6872-0800"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"V.P. Shmerko","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012756465","display_name":"London Guy","orcid":null},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"L. Guy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109394937","display_name":"Ding Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"D.C. Lu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5085946799"],"corresponding_institution_ids":["https://openalex.org/I168635309"],"apc_list":null,"apc_paid":null,"fwci":0.4628,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.65635475,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"275","last_page":"280"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10083","display_name":"Graphene research and applications","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/hypercube","display_name":"Hypercube","score":0.949501633644104},{"id":"https://openalex.org/keywords/embedding","display_name":"Embedding","score":0.6952580213546753},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.6595959663391113},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6027770042419434},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5187056660652161},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.49116942286491394},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.44784489274024963},{"id":"https://openalex.org/keywords/graph-theory","display_name":"Graph theory","score":0.44752418994903564},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4428381621837616},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.43455082178115845},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4311055839061737},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32755613327026367},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.28955376148223877},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.10834360122680664},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09738785028457642},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09700876474380493}],"concepts":[{"id":"https://openalex.org/C50820777","wikidata":"https://www.wikidata.org/wiki/Q213723","display_name":"Hypercube","level":2,"score":0.949501633644104},{"id":"https://openalex.org/C41608201","wikidata":"https://www.wikidata.org/wiki/Q980509","display_name":"Embedding","level":2,"score":0.6952580213546753},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.6595959663391113},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6027770042419434},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5187056660652161},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.49116942286491394},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.44784489274024963},{"id":"https://openalex.org/C88230418","wikidata":"https://www.wikidata.org/wiki/Q131476","display_name":"Graph theory","level":2,"score":0.44752418994903564},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4428381621837616},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.43455082178115845},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4311055839061737},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32755613327026367},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.28955376148223877},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.10834360122680664},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09738785028457642},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09700876474380493},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ismvl.2004.1319954","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2004.1319954","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 34th International Symposium on Multiple-Valued Logic","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W607927168","https://openalex.org/W654531811","https://openalex.org/W1967312400","https://openalex.org/W2007924154","https://openalex.org/W2102986313","https://openalex.org/W2122056736","https://openalex.org/W2140979446","https://openalex.org/W2154954034","https://openalex.org/W2161626761","https://openalex.org/W2169337913","https://openalex.org/W2180261481","https://openalex.org/W2998589874","https://openalex.org/W3021928213"],"related_works":["https://openalex.org/W2495029940","https://openalex.org/W195224515","https://openalex.org/W2007173733","https://openalex.org/W2087725382","https://openalex.org/W2392648935","https://openalex.org/W4322716869","https://openalex.org/W2151713270","https://openalex.org/W2279178133","https://openalex.org/W2143269753","https://openalex.org/W2012106299"],"abstract_inverted_index":{"The":[0],"three-dimensional":[1],"(3D)":[2],"model":[3],"of":[4,44],"a":[5,11,35],"multiple":[6],"valued":[7],"network,":[8],"based":[9,25],"on":[10],"hypercube-like":[12,32],"topology,":[13],"is":[14,20,28,34],"proposed.":[15],"A":[16],"graph":[17],"embedding":[18],"technique":[19],"used":[21],"to":[22,41],"design":[23],"hypercube":[24],"structures.":[26],"It":[27],"shown":[29],"that":[30],"the":[31,42],"topology":[33],"single-electron":[36],"transistor":[37],"(SET)":[38],"technology-oriented":[39],"solution":[40],"implementation":[43],"multiple-valued":[45],"networks.":[46]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}