{"id":"https://openalex.org/W2160903706","doi":"https://doi.org/10.1109/ismvl.1995.513509","title":"Memory circuits for multiple valued logic voltage signals","display_name":"Memory circuits for multiple valued logic voltage signals","publication_year":2002,"publication_date":"2002-11-19","ids":{"openalex":"https://openalex.org/W2160903706","doi":"https://doi.org/10.1109/ismvl.1995.513509","mag":"2160903706"},"language":"en","primary_location":{"id":"doi:10.1109/ismvl.1995.513509","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.1995.513509","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 25th International Symposium on Multiple-Valued Logic","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014071543","display_name":"K.W. Current","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]},{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"K.W. Current","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of California, Los Angeles, Davis, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of California, Los Angeles, Davis, CA, USA","institution_ids":["https://openalex.org/I161318765","https://openalex.org/I84218800"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5014071543"],"corresponding_institution_ids":["https://openalex.org/I161318765","https://openalex.org/I84218800"],"apc_list":null,"apc_paid":null,"fwci":1.0651,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.77458809,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"52","last_page":"57"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7126907110214233},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6822291612625122},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.6395931839942932},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6124318838119507},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5459928512573242},{"id":"https://openalex.org/keywords/volt","display_name":"Volt","score":0.5418312549591064},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5019288063049316},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.47602134943008423},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46963760256767273},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.45349937677383423},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44901347160339355},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2767382562160492},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.16609537601470947}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7126907110214233},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6822291612625122},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.6395931839942932},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6124318838119507},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5459928512573242},{"id":"https://openalex.org/C157985801","wikidata":"https://www.wikidata.org/wiki/Q25250","display_name":"Volt","level":3,"score":0.5418312549591064},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5019288063049316},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.47602134943008423},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46963760256767273},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.45349937677383423},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44901347160339355},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2767382562160492},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.16609537601470947}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ismvl.1995.513509","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.1995.513509","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 25th International Symposium on Multiple-Valued Logic","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1671079663","https://openalex.org/W2025152094","https://openalex.org/W2025922849","https://openalex.org/W2050649988","https://openalex.org/W2064547292","https://openalex.org/W3170892034","https://openalex.org/W4285719527","https://openalex.org/W6637328468","https://openalex.org/W7018108014"],"related_works":["https://openalex.org/W2114346412","https://openalex.org/W2580743037","https://openalex.org/W3023368799","https://openalex.org/W1900707063","https://openalex.org/W2152533674","https://openalex.org/W2159448561","https://openalex.org/W2082591327","https://openalex.org/W2111333882","https://openalex.org/W2965791759","https://openalex.org/W4288057942"],"abstract_inverted_index":{"Voltage-mode":[0],"CMOS":[1,16],"multiple":[2],"valued":[3],"logic":[4],"memory":[5,54],"circuits":[6,19,55],"have":[7,56],"been":[8],"realized":[9],"in":[10],"a":[11,25,40],"standard":[12],"2-micron":[13],"p-well":[14],"polysilicon-gate":[15],"technology.":[17],"These":[18],"requantize":[20],"multiple-valued":[21],"logical":[22,45],"voltages":[23],"during":[24,34],"SETUP":[26,59,75],"clock":[27,37],"mode":[28],"and":[29,44,60,67,70,76,83],"latch":[30],"the":[31,35],"input":[32],"value":[33],"HOLD":[36,61,77],"mode.":[38],"Using":[39],"5":[41],"volt":[42],"supply":[43],"voltage":[46],"increments":[47],"of":[48,63,79],"1.67":[49],"volts,":[50],"two":[51],"similar":[52],"quaternary":[53],"worst-case":[57],"total":[58,74],"times":[62,78],"about":[64,80],"5.7":[65],"ns":[66,82],"7":[68],"ns;":[69],"best":[71],"single-level":[72],"transition":[73],"0.9":[81],"1":[84],"ns.":[85]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}