{"id":"https://openalex.org/W2745285691","doi":"https://doi.org/10.1109/islped.2017.8009189","title":"Transistor-level monolithic 3D standard cell layout optimization for full-chip static power integrity","display_name":"Transistor-level monolithic 3D standard cell layout optimization for full-chip static power integrity","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2745285691","doi":"https://doi.org/10.1109/islped.2017.8009189","mag":"2745285691"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2017.8009189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2017.8009189","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041659450","display_name":"Bon Woong Ku","orcid":"https://orcid.org/0000-0001-9770-0297"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bon Woong Ku","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032455044","display_name":"Taigon Song","orcid":"https://orcid.org/0000-0001-5243-4132"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Taigon Song","raw_affiliation_strings":["Synopsys Inc., Mountain View, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060207895","display_name":"Arthur Nieuwoudt","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arthur Nieuwoudt","raw_affiliation_strings":["Synopsys Inc., Mountain View, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5168,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.79835031,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/image-stitching","display_name":"Image stitching","score":0.7882996797561646},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.7044955492019653},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6207601428031921},{"id":"https://openalex.org/keywords/folding","display_name":"Folding (DSP implementation)","score":0.571422815322876},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5355470180511475},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5327010154724121},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5155222415924072},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.50211501121521},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4698081612586975},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4666113257408142},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4563683569431305},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.44461730122566223},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.41001346707344055},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4085788428783417},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3733013868331909},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35902631282806396},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2587448060512543},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22458094358444214},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22144275903701782},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1262272596359253}],"concepts":[{"id":"https://openalex.org/C29081049","wikidata":"https://www.wikidata.org/wiki/Q1364242","display_name":"Image stitching","level":2,"score":0.7882996797561646},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.7044955492019653},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6207601428031921},{"id":"https://openalex.org/C2776545253","wikidata":"https://www.wikidata.org/wiki/Q5464292","display_name":"Folding (DSP implementation)","level":2,"score":0.571422815322876},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5355470180511475},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5327010154724121},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5155222415924072},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.50211501121521},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4698081612586975},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4666113257408142},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4563683569431305},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.44461730122566223},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.41001346707344055},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4085788428783417},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3733013868331909},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35902631282806396},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2587448060512543},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22458094358444214},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22144275903701782},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1262272596359253},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped.2017.8009189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2017.8009189","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W759502517","https://openalex.org/W1606077283","https://openalex.org/W2013397418","https://openalex.org/W2054095206","https://openalex.org/W2066949876","https://openalex.org/W2076719376","https://openalex.org/W2089979174","https://openalex.org/W2105900185","https://openalex.org/W2135407913","https://openalex.org/W2290319684","https://openalex.org/W2463057087","https://openalex.org/W2510950183","https://openalex.org/W2525604265","https://openalex.org/W2538575430","https://openalex.org/W2585216313","https://openalex.org/W6669629026","https://openalex.org/W6672645840","https://openalex.org/W6696458164","https://openalex.org/W6727606528"],"related_works":["https://openalex.org/W2533759086","https://openalex.org/W2898647956","https://openalex.org/W2811251486","https://openalex.org/W2246813539","https://openalex.org/W4239401071","https://openalex.org/W2067224723","https://openalex.org/W2094215088","https://openalex.org/W4255973033","https://openalex.org/W1989947234","https://openalex.org/W2010236192"],"abstract_inverted_index":{"Existing":[0],"transistor-level":[1],"monolithic":[2],"3D":[3],"(T-M3D)":[4],"standard":[5],"cell":[6,45,104],"layouts":[7,77],"are":[8],"based":[9],"on":[10,24,54,107],"the":[11,16,27,39,60,64,68,75,79,89,99,102,137],"folding":[12,80,94,142],"scheme,":[13,41,81],"in":[14,74,136,148],"which":[15],"pull-down":[17],"network":[18,92],"is":[19],"simply":[20],"folded":[21],"and":[22,47,58,70],"placed":[23],"top":[25],"of":[26,63,93,101,123],"pull-up":[28],"network.":[29],"In":[30],"this":[31],"paper,":[32],"we":[33,82],"propose":[34],"a":[35,85,121,153],"new":[36],"layout":[37,56,105],"method,":[38],"stitching":[40,65,117],"targeted":[42],"towards":[43],"improved":[44],"performance":[46],"power":[48,71,90,109,125,150],"integrity.":[49,110],"We":[50],"perform":[51],"extensive":[52],"analysis":[53],"each":[55],"scheme":[57,106],"evaluate":[59,98],"timing/power":[61],"benefits":[62],"scheme.":[66],"Since":[67],"ground":[69],"rails":[72],"overlap":[73],"T-M3D":[76,95,103,118,143],"with":[78,130],"also":[83],"present":[84],"design":[86],"methodology":[87],"for":[88],"delivery":[91],"ICs":[96,114,119,144],"to":[97,112],"impact":[100],"static":[108,134,149],"Compared":[111],"2D":[113],"at":[115],"iso-performance,":[116],"show":[120],"maximum":[122],"6%":[124],"savings,":[126],"44%":[127],"area":[128],"savings":[129],"only":[131],"1%":[132],"more":[133],"IR-drop":[135],"14nm":[138],"technology":[139],"node":[140],"while":[141],"undergo":[145],"serious":[146],"degradation":[147],"integrity,":[151],"causing":[152],"reliability":[154],"issue.":[155]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}