{"id":"https://openalex.org/W4241837694","doi":"https://doi.org/10.1109/islped.2013.6629260","title":"Design and analysis of 3D IC-based low power stereo matching processors","display_name":"Design and analysis of 3D IC-based low power stereo matching processors","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W4241837694","doi":"https://doi.org/10.1109/islped.2013.6629260"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2013.6629260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2013.6629260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088016749","display_name":"Seung-Ho Ok","orcid":"https://orcid.org/0000-0002-9036-0872"},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Seung-Ho Ok","raw_affiliation_strings":["School of Electronics Engineering, Kyungpook National University, Daegu, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, Kyungpook National University, Daegu, South Korea","institution_ids":["https://openalex.org/I31419693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010768297","display_name":"Kyeong-ryeol Bae","orcid":null},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyeong-ryeol Bae","raw_affiliation_strings":["School of Electronics Engineering, Kyungpook National University, Daegu, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, Kyungpook National University, Daegu, South Korea","institution_ids":["https://openalex.org/I31419693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043474789","display_name":"Byungin Moon","orcid":"https://orcid.org/0000-0002-8102-4818"},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Byungin Moon","raw_affiliation_strings":["School of Electronics Engineering, Kyungpook National University, Daegu, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, Kyungpook National University, Daegu, South Korea","institution_ids":["https://openalex.org/I31419693"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5088016749"],"corresponding_institution_ids":["https://openalex.org/I31419693"],"apc_list":null,"apc_paid":null,"fwci":0.2722,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.67135985,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"15","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.664445698261261},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.6622034311294556},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6178833246231079},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5269544720649719},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5156370401382446},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.49235689640045166},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.48878976702690125},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.45144104957580566},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4245010018348694},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4236186742782593},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42263147234916687},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41953808069229126},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.41155123710632324},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3536719083786011},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.26506224274635315},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1974562704563141},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07927453517913818}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.664445698261261},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.6622034311294556},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6178833246231079},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5269544720649719},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5156370401382446},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.49235689640045166},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.48878976702690125},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.45144104957580566},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4245010018348694},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4236186742782593},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42263147234916687},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41953808069229126},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.41155123710632324},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3536719083786011},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26506224274635315},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1974562704563141},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07927453517913818},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped.2013.6629260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2013.6629260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1674866864","https://openalex.org/W2054461765","https://openalex.org/W2066115620","https://openalex.org/W2104974755","https://openalex.org/W2125186487","https://openalex.org/W2125213532","https://openalex.org/W2157427983","https://openalex.org/W3140078554"],"related_works":["https://openalex.org/W2119428232","https://openalex.org/W3148440458","https://openalex.org/W2338273177","https://openalex.org/W2129188682","https://openalex.org/W2115761834","https://openalex.org/W2162273398","https://openalex.org/W3142548232","https://openalex.org/W3047088815","https://openalex.org/W2121364018","https://openalex.org/W1502098592"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"comprehensive":[3,37],"design":[4,16,21,26],"and":[5,22,27,43,66,89],"analysis":[6,29],"results":[7],"of":[8,46,93,99],"3D":[9,48,57],"IC-based":[10],"low-power":[11],"stereo":[12],"matching":[13],"processors.":[14],"Our":[15,55],"efforts":[17],"range":[18],"from":[19],"architecture":[20],"verification":[23],"to":[24,82],"RTL-to-GDSII":[25],"sign-off":[28],"based":[30],"on":[31,39],"GlobalFoundries":[32],"130-nm":[33],"PDK.":[34],"We":[35,74],"conduct":[36],"studies":[38],"the":[40,90,97],"area,":[41,62],"performance,":[42],"power":[44,68,87],"benefits":[45],"our":[47],"IC":[49,53,58,72],"designs":[50,59],"over":[51,70],"2D":[52,71],"designs.":[54,73],"2-tier":[56],"attain":[60],"43%":[61],"14%":[63],"wire":[64],"length,":[65],"13%":[67],"saving":[69],"also":[75],"study":[76],"a":[77],"pipeline-based":[78],"partitioning":[79],"method":[80],"shown":[81],"be":[83],"effective":[84],"at":[85],"minimizing":[86],"consumption":[88],"total":[91],"number":[92],"TSVs":[94],"while":[95],"balancing":[96],"size":[98],"each":[100],"tier.":[101]},"counts_by_year":[{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}