{"id":"https://openalex.org/W1968073274","doi":"https://doi.org/10.1109/isicir.2014.7029504","title":"Novel STT-MRAM-based last level caches for high performance processors using normally-off architectures","display_name":"Novel STT-MRAM-based last level caches for high performance processors using normally-off architectures","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W1968073274","doi":"https://doi.org/10.1109/isicir.2014.7029504","mag":"1968073274"},"language":"en","primary_location":{"id":"doi:10.1109/isicir.2014.7029504","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029504","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111734510","display_name":"Shinobu Fujita","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Shinobu Fujita","raw_affiliation_strings":["Toshiba Corporation, R&D Center Advanced LSI technology laboratory, Kanagawa, Japan","Toshiba Corporation, R&D Center Advanced LSI technology laboratory 1 Komukai-Toshiba, Kawasaki, Kanagawa, Japan 2128582"],"affiliations":[{"raw_affiliation_string":"Toshiba Corporation, R&D Center Advanced LSI technology laboratory, Kanagawa, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Toshiba Corporation, R&D Center Advanced LSI technology laboratory 1 Komukai-Toshiba, Kawasaki, Kanagawa, Japan 2128582","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103020387","display_name":"Hiroki Noguchi","orcid":"https://orcid.org/0000-0003-1659-1389"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroki Noguchi","raw_affiliation_strings":["Toshiba Corporation, R&D Center Advanced LSI technology laboratory, Kanagawa, Japan","Toshiba Corporation, R&D Center Advanced LSI technology laboratory 1 Komukai-Toshiba, Kawasaki, Kanagawa, Japan 2128582"],"affiliations":[{"raw_affiliation_string":"Toshiba Corporation, R&D Center Advanced LSI technology laboratory, Kanagawa, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Toshiba Corporation, R&D Center Advanced LSI technology laboratory 1 Komukai-Toshiba, Kawasaki, Kanagawa, Japan 2128582","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034034258","display_name":"Kazutaka Ikegami","orcid":"https://orcid.org/0000-0002-6234-4568"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazutaka Ikegami","raw_affiliation_strings":["Toshiba Corporation, R&D Center Advanced LSI technology laboratory, Kanagawa, Japan","Toshiba Corporation, R&D Center Advanced LSI technology laboratory 1 Komukai-Toshiba, Kawasaki, Kanagawa, Japan 2128582"],"affiliations":[{"raw_affiliation_string":"Toshiba Corporation, R&D Center Advanced LSI technology laboratory, Kanagawa, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Toshiba Corporation, R&D Center Advanced LSI technology laboratory 1 Komukai-Toshiba, Kawasaki, Kanagawa, Japan 2128582","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007617456","display_name":"Susumu Takeda","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Susumu Takeda","raw_affiliation_strings":["Toshiba Corporation, R&D Center Advanced LSI technology laboratory, Kanagawa, Japan","Toshiba Corporation, R&D Center Advanced LSI technology laboratory 1 Komukai-Toshiba, Kawasaki, Kanagawa, Japan 2128582"],"affiliations":[{"raw_affiliation_string":"Toshiba Corporation, R&D Center Advanced LSI technology laboratory, Kanagawa, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Toshiba Corporation, R&D Center Advanced LSI technology laboratory 1 Komukai-Toshiba, Kawasaki, Kanagawa, Japan 2128582","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032850366","display_name":"Kumiko Nomura","orcid":"https://orcid.org/0000-0003-4185-3723"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kumiko Nomura","raw_affiliation_strings":["Toshiba Corporation, R&D Center Advanced LSI technology laboratory, Kanagawa, Japan","Toshiba Corporation, R&D Center Advanced LSI technology laboratory 1 Komukai-Toshiba, Kawasaki, Kanagawa, Japan 2128582"],"affiliations":[{"raw_affiliation_string":"Toshiba Corporation, R&D Center Advanced LSI technology laboratory, Kanagawa, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Toshiba Corporation, R&D Center Advanced LSI technology laboratory 1 Komukai-Toshiba, Kawasaki, Kanagawa, Japan 2128582","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004388848","display_name":"Keiko Abe","orcid":"https://orcid.org/0000-0001-5844-8199"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Keiko Abe","raw_affiliation_strings":["Toshiba Corporation, R&D Center Advanced LSI technology laboratory, Kanagawa, Japan","Toshiba Corporation, R&D Center Advanced LSI technology laboratory 1 Komukai-Toshiba, Kawasaki, Kanagawa, Japan 2128582"],"affiliations":[{"raw_affiliation_string":"Toshiba Corporation, R&D Center Advanced LSI technology laboratory, Kanagawa, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Toshiba Corporation, R&D Center Advanced LSI technology laboratory 1 Komukai-Toshiba, Kawasaki, Kanagawa, Japan 2128582","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5111734510"],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.03981229,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"48","issue":null,"first_page":"316","last_page":"319"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.7572702765464783},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7512456178665161},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5562161803245544},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5186256766319275},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5043843984603882},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5022885799407959},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.49476760625839233},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.465353786945343},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45739635825157166},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.44079670310020447},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43380579352378845},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.41840818524360657},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35377979278564453},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.2955056428909302},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.19552400708198547}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.7572702765464783},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7512456178665161},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5562161803245544},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5186256766319275},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5043843984603882},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5022885799407959},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.49476760625839233},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.465353786945343},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45739635825157166},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.44079670310020447},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43380579352378845},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.41840818524360657},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35377979278564453},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.2955056428909302},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.19552400708198547},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isicir.2014.7029504","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029504","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.49000000953674316}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2005210361","https://openalex.org/W2020020869","https://openalex.org/W2022691368","https://openalex.org/W2050565026","https://openalex.org/W2152936426","https://openalex.org/W3098517937","https://openalex.org/W4230454111","https://openalex.org/W4241586847","https://openalex.org/W4249057194","https://openalex.org/W4252689861","https://openalex.org/W4255460541","https://openalex.org/W4299506783"],"related_works":["https://openalex.org/W2342993049","https://openalex.org/W2171162600","https://openalex.org/W2601736132","https://openalex.org/W1993178305","https://openalex.org/W2008862450","https://openalex.org/W2547093592","https://openalex.org/W2100088734","https://openalex.org/W2051777799","https://openalex.org/W2034270784","https://openalex.org/W1514708370"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"novel":[3,36],"ultra-low":[4],"power":[5],"processor":[6],"based":[7],"on":[8,12],"\"Normally-off":[9],"(N-off)\"":[10],"architecture,":[11],"which":[13],"processors":[14],"can":[15],"remain":[16],"in":[17],"\"off":[18],"state\"":[19],"even":[20],"during":[21],"a":[22],"short":[23],"standby":[24],"state.":[25],"To":[26],"realize":[27],"\"N-off\"":[28],"for":[29],"high-performance":[30],"(HP-)":[31],"processors,":[32],"we":[33],"have":[34],"developed":[35],"STT-MRAM":[37],"circuits":[38],"and":[39],"nonvolatile":[40],"cache":[41],"memories":[42],"using":[43],"them.":[44]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}