{"id":"https://openalex.org/W2735070022","doi":"https://doi.org/10.1109/ised.2016.7977061","title":"Satisfiability modulo theory based methodology for floorplanning in VLSI circuits","display_name":"Satisfiability modulo theory based methodology for floorplanning in VLSI circuits","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2735070022","doi":"https://doi.org/10.1109/ised.2016.7977061","mag":"2735070022"},"language":"en","primary_location":{"id":"doi:10.1109/ised.2016.7977061","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised.2016.7977061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 Sixth International Symposium on Embedded Computing and System Design (ISED)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["arxiv","crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/1709.07241","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001721521","display_name":"Suchandra Banerjee","orcid":"https://orcid.org/0000-0002-7698-6449"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Suchandra Banerjee","raw_affiliation_strings":["Dept. of CSE, NIT, Durgapur, India"],"affiliations":[{"raw_affiliation_string":"Dept. of CSE, NIT, Durgapur, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022725234","display_name":"Anand Ratna","orcid":null},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anand Ratna","raw_affiliation_strings":["Dept. of CSE, NIT, Durgapur, India"],"affiliations":[{"raw_affiliation_string":"Dept. of CSE, NIT, Durgapur, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103190077","display_name":"Suchismita Roy","orcid":"https://orcid.org/0000-0002-7313-1453"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Suchismita Roy","raw_affiliation_strings":["Dept. of CSE, NIT, Durgapur, India"],"affiliations":[{"raw_affiliation_string":"Dept. of CSE, NIT, Durgapur, India","institution_ids":["https://openalex.org/I155837530"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5001721521"],"corresponding_institution_ids":["https://openalex.org/I155837530"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.21216925,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"91","last_page":"95"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7062399387359619},{"id":"https://openalex.org/keywords/modulo","display_name":"Modulo","score":0.6999928951263428},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.635588526725769},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5894075632095337},{"id":"https://openalex.org/keywords/satisfiability","display_name":"Satisfiability","score":0.535552978515625},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4982905387878418},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4836229383945465},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.46299514174461365},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.4519975185394287},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42421770095825195},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.340182900428772},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.2629876732826233},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.22990071773529053},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.07156473398208618}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7062399387359619},{"id":"https://openalex.org/C54732982","wikidata":"https://www.wikidata.org/wiki/Q1415345","display_name":"Modulo","level":2,"score":0.6999928951263428},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.635588526725769},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5894075632095337},{"id":"https://openalex.org/C168773769","wikidata":"https://www.wikidata.org/wiki/Q1350299","display_name":"Satisfiability","level":2,"score":0.535552978515625},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4982905387878418},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4836229383945465},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.46299514174461365},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.4519975185394287},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42421770095825195},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.340182900428772},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.2629876732826233},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.22990071773529053},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.07156473398208618},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/ised.2016.7977061","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised.2016.7977061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 Sixth International Symposium on Embedded Computing and System Design (ISED)","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:1709.07241","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1709.07241","pdf_url":"https://arxiv.org/pdf/1709.07241","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"mag:2735070022","is_oa":true,"landing_page_url":"https://arxiv.org/pdf/1709.07241","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"arXiv (Cornell University)","raw_type":null},{"id":"doi:10.48550/arxiv.1709.07241","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.1709.07241","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:1709.07241","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1709.07241","pdf_url":"https://arxiv.org/pdf/1709.07241","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.7799999713897705,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2735070022.pdf","grobid_xml":"https://content.openalex.org/works/W2735070022.grobid-xml"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W1936354298","https://openalex.org/W1987786682","https://openalex.org/W1997840407","https://openalex.org/W2113341980","https://openalex.org/W2125200971","https://openalex.org/W2126992288","https://openalex.org/W2144260866","https://openalex.org/W2157326852","https://openalex.org/W2169559614","https://openalex.org/W2184898268","https://openalex.org/W4236940316","https://openalex.org/W4302087205"],"related_works":["https://openalex.org/W2963475444","https://openalex.org/W2562332053","https://openalex.org/W2025688888","https://openalex.org/W2123223015","https://openalex.org/W2084089913","https://openalex.org/W2164251937","https://openalex.org/W1861512068","https://openalex.org/W2103585921","https://openalex.org/W2245740736","https://openalex.org/W1974763131","https://openalex.org/W174918046","https://openalex.org/W2267529031","https://openalex.org/W2077866704","https://openalex.org/W2101221688","https://openalex.org/W82206417","https://openalex.org/W1989727057","https://openalex.org/W2122806579","https://openalex.org/W2328414435","https://openalex.org/W1721125125","https://openalex.org/W2560172039"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,18,27,55,76,91,100,108],"Satisfiability":[4,104],"Modulo":[5,105],"Theory":[6,106],"based":[7],"formulation":[8],"for":[9],"flooplanning":[10],"in":[11,82,87,98],"VLSI":[12],"circuits.":[13],"The":[14,50],"proposed":[15,51],"approach":[16,52],"allows":[17,54],"number":[19,56],"of":[20,32,44,57,95],"fixed":[21,58],"blocks":[22,59,66],"to":[23,62,72],"be":[24,73],"placed":[25,74],"within":[26,75],"layout":[28,46,77],"region":[29,47],"without":[30,78],"overlapping":[31],"one":[33],"block":[34],"over":[35],"the":[36,40,45],"other":[37],"and":[38,64,70],"at":[39],"same":[41],"time":[42],"area":[43,88],"is":[48,85,94,113],"minimized.":[49],"also":[53],"with":[60,115],"ability":[61],"rotate":[63],"flexible":[65],"(with":[67],"variable":[68],"width":[69],"height)":[71],"overlap.":[79],"Our":[80],"target":[81],"all":[83],"cases":[84],"reduction":[86],"occupied":[89],"on":[90],"chip":[92],"which":[93],"vital":[96],"importance":[97],"obtaining":[99],"good":[101],"circuit":[102],"design.":[103],"provides":[107],"richer":[109],"modeling":[110],"language":[111],"than":[112],"possible":[114],"pure":[116],"Boolean":[117],"SAT":[118],"formulas.":[119]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}