{"id":"https://openalex.org/W2734352139","doi":"https://doi.org/10.1109/ised.2016.7977045","title":"Generating and checking control logic in the HDL-based design of reversible circuits","display_name":"Generating and checking control logic in the HDL-based design of reversible circuits","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2734352139","doi":"https://doi.org/10.1109/ised.2016.7977045","mag":"2734352139"},"language":"en","primary_location":{"id":"doi:10.1109/ised.2016.7977045","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised.2016.7977045","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 Sixth International Symposium on Embedded Computing and System Design (ISED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004214923","display_name":"Robert Wille","orcid":"https://orcid.org/0000-0002-4993-7860"},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Robert Wille","raw_affiliation_strings":["DFKI GmbH, Cyber Physical Systems, Bremen, Germany","Institute for Integrated Circuits, Johannes Kepler University, Linz, Austria"],"affiliations":[{"raw_affiliation_string":"DFKI GmbH, Cyber Physical Systems, Bremen, Germany","institution_ids":[]},{"raw_affiliation_string":"Institute for Integrated Circuits, Johannes Kepler University, Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053581656","display_name":"Oliver Kesz\u00f6cze","orcid":"https://orcid.org/0000-0003-2033-6153"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Oliver Keszocze","raw_affiliation_strings":["DFKI GmbH, Cyber Physical Systems, Bremen, Germany","Institute of Computer Science, University of Bremen, Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"DFKI GmbH, Cyber Physical Systems, Bremen, Germany","institution_ids":[]},{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079497526","display_name":"Lars Othmer","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lars Othmer","raw_affiliation_strings":["DFKI GmbH, Cyber Physical Systems, Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"DFKI GmbH, Cyber Physical Systems, Bremen, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080200327","display_name":"Michael Kirkedal Thomsen","orcid":"https://orcid.org/0000-0003-0922-3609"},"institutions":[{"id":"https://openalex.org/I124055696","display_name":"University of Copenhagen","ror":"https://ror.org/035b05819","country_code":"DK","type":"education","lineage":["https://openalex.org/I124055696"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Michael Kirkedal Thomsen","raw_affiliation_strings":["DIKU, University of Copenhagen, Denmark"],"affiliations":[{"raw_affiliation_string":"DIKU, University of Copenhagen, Denmark","institution_ids":["https://openalex.org/I124055696"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071742136","display_name":"Rolf Drechsler","orcid":"https://orcid.org/0000-0002-9872-1740"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Drechsler","raw_affiliation_strings":["DFKI GmbH, Cyber Physical Systems, Bremen, Germany","Institute of Computer Science, University of Bremen, Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"DFKI GmbH, Cyber Physical Systems, Bremen, Germany","institution_ids":[]},{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5004214923"],"corresponding_institution_ids":["https://openalex.org/I121883995"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14501153,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"7","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9873999953269958,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7410440444946289},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6847817897796631},{"id":"https://openalex.org/keywords/reversible-computing","display_name":"Reversible computing","score":0.5587629675865173},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.5222635865211487},{"id":"https://openalex.org/keywords/transformer","display_name":"Transformer","score":0.4883281886577606},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47090697288513184},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4678683280944824},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.44153615832328796},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4402967691421509},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4399282932281494},{"id":"https://openalex.org/keywords/predicate-logic","display_name":"Predicate logic","score":0.41889166831970215},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3587285578250885},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.33960795402526855},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.30944883823394775},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2397240698337555},{"id":"https://openalex.org/keywords/description-logic","display_name":"Description logic","score":0.1366313397884369},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09318992495536804},{"id":"https://openalex.org/keywords/quantum-computer","display_name":"Quantum computer","score":0.09246385097503662},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08550241589546204}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7410440444946289},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6847817897796631},{"id":"https://openalex.org/C20274610","wikidata":"https://www.wikidata.org/wiki/Q185410","display_name":"Reversible computing","level":4,"score":0.5587629675865173},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.5222635865211487},{"id":"https://openalex.org/C66322947","wikidata":"https://www.wikidata.org/wiki/Q11658","display_name":"Transformer","level":3,"score":0.4883281886577606},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47090697288513184},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4678683280944824},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.44153615832328796},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4402967691421509},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4399282932281494},{"id":"https://openalex.org/C19689857","wikidata":"https://www.wikidata.org/wiki/Q4055684","display_name":"Predicate logic","level":3,"score":0.41889166831970215},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3587285578250885},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.33960795402526855},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30944883823394775},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2397240698337555},{"id":"https://openalex.org/C102993220","wikidata":"https://www.wikidata.org/wiki/Q387196","display_name":"Description logic","level":2,"score":0.1366313397884369},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09318992495536804},{"id":"https://openalex.org/C58053490","wikidata":"https://www.wikidata.org/wiki/Q176555","display_name":"Quantum computer","level":3,"score":0.09246385097503662},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08550241589546204},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/ised.2016.7977045","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised.2016.7977045","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 Sixth International Symposium on Embedded Computing and System Design (ISED)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/56676395-d6c6-4631-ab7b-f8293d545e88","is_oa":false,"landing_page_url":"https://curis.ku.dk/portal/da/publications/generating-and-checking-control-logic-in-the-hdlbased-design-of-reversible-circuits(56676395-d6c6-4631-ab7b-f8293d545e88).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306401983","display_name":"Research at the University of Copenhagen (University of Copenhagen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I124055696","host_organization_name":"University of Copenhagen","host_organization_lineage":["https://openalex.org/I124055696"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Wille , R , Keszocze , O , Othmer , L , Thomsen , M K & Drechsler , R 2017 , Generating and checking control logic in the HDL-based design of reversible circuits . in 2016 Sixth International Symposium on Embedded Computing and System Design (ISED) . , 7977045 , IEEE , pp. 7-12 , 6th International Symposium on Embedded Computing and System Design , Patna , India , 15/12/2016 . https://doi.org/10.1109/ISED.2016.7977045","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:pure.atira.dk:publications/56676395-d6c6-4631-ab7b-f8293d545e88","is_oa":false,"landing_page_url":"https://researchprofiles.ku.dk/da/publications/56676395-d6c6-4631-ab7b-f8293d545e88","pdf_url":null,"source":{"id":"https://openalex.org/S4306401983","display_name":"Research at the University of Copenhagen (University of Copenhagen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I124055696","host_organization_name":"University of Copenhagen","host_organization_lineage":["https://openalex.org/I124055696"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Wille , R , Keszocze , O , Othmer , L , Thomsen , M K & Drechsler , R 2017 , Generating and checking control logic in the HDL-based design of reversible circuits . in 2016 Sixth International Symposium on Embedded Computing and System Design (ISED) . , 7977045 , IEEE , pp. 7-12 , 6th International Symposium on Embedded Computing and System Design , Patna , India , 15/12/2016 . https://doi.org/10.1109/ISED.2016.7977045","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W654533096","https://openalex.org/W1511110335","https://openalex.org/W1592248844","https://openalex.org/W1631356911","https://openalex.org/W1969464533","https://openalex.org/W1972376146","https://openalex.org/W2079921545","https://openalex.org/W2102008187","https://openalex.org/W2122701426","https://openalex.org/W2123018363","https://openalex.org/W2130753923","https://openalex.org/W2140742337","https://openalex.org/W2154550634","https://openalex.org/W2155163387","https://openalex.org/W2155868549","https://openalex.org/W2161982050","https://openalex.org/W2211863652","https://openalex.org/W2764347725","https://openalex.org/W2987907651","https://openalex.org/W3144457366","https://openalex.org/W3146075203","https://openalex.org/W4206807714","https://openalex.org/W4233347701","https://openalex.org/W4236592446","https://openalex.org/W6670106456"],"related_works":["https://openalex.org/W2619928272","https://openalex.org/W3214390037","https://openalex.org/W1828370835","https://openalex.org/W1528221867","https://openalex.org/W1969049073","https://openalex.org/W2746929098","https://openalex.org/W2110224675","https://openalex.org/W2059422871","https://openalex.org/W2028501671","https://openalex.org/W3041551479"],"abstract_inverted_index":{"Although":[0],"different":[1,43],"from":[2,27],"the":[3,28,31,36,69,78,128,158,175,185],"conventional":[4],"computing":[5],"paradigm,":[6],"reversible":[7,60,114,135,159,188],"computation":[8],"received":[9],"significant":[10],"interest":[11],"due":[12],"to":[13,30,41,46,77],"its":[14],"applications":[15],"in":[16,35,75,184],"various":[17],"(emerging)":[18],"technologies.":[19],"Here,":[20,68],"computations":[21],"can":[22,139],"be":[23,47,84,110,140],"executed":[24],"not":[25,101,109],"only":[26],"inputs":[29],"outputs,":[32],"but":[33],"also":[34],"reverse":[37],"direction.":[38],"This":[39,152],"leads":[40],"significantly":[42],"design":[44],"challenges":[45],"addressed.":[48],"In":[49,119],"this":[50,120],"work,":[51,121],"we":[52,122],"consider":[53],"problems":[54],"that":[55],"occur":[56],"when":[57],"describing":[58],"a":[59,113,134,165],"control":[61,115,136],"flow":[62,116,137],"using":[63],"Hardware":[64],"Description":[65],"Languages":[66],"(HDLs).":[67],"commonly":[70],"used":[71],"conditional":[72],"statements":[73],"must,":[74],"addition":[76],"established":[79],"if-condition":[80],"for":[81,90,157,179],"forward":[82],"computation,":[83],"provided":[85],"with":[86,112,164],"an":[87],"additional":[88],"fi-condition":[89],"backward":[91],"computation.":[92],"Unfortunately,":[93],"deriving":[94],"correct":[95],"and":[96,131,162],"consistent":[97],"fi-conditions":[98,130],"is":[99],"often":[100],"obvious.":[102],"Moreover,":[103],"HDL":[104,160],"descriptions":[105],"exist":[106],"which":[107,126],"may":[108],"realized":[111],"at":[117],"all.":[118],"propose":[123],"automatic":[124,177],"solutions":[125],"generate":[127],"required":[129],"check":[132],"whether":[133],"indeed":[138],"realized.":[141],"The":[142,171],"solution":[143,173],"utilizes":[144],"predicate":[145],"transformer":[146],"semantics":[147],"based":[148],"on":[149],"Hoare":[150],"logic.":[151],"has":[153],"exemplary":[154],"been":[155],"implemented":[156],"SyReC":[161],"evaluated":[163],"variety":[166],"of":[167,187],"circuit":[168,189],"description":[169],"examples.":[170],"proposed":[172],"constitutes":[174],"first":[176],"method":[178],"these":[180],"important":[181],"designs":[182],"steps":[183],"domain":[186],"design.":[190]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}