{"id":"https://openalex.org/W2048612010","doi":"https://doi.org/10.1109/ised.2012.45","title":"Systolic FIR Filter Design with Various Parallel Prefix Adders in FPGA: Performance Analysis","display_name":"Systolic FIR Filter Design with Various Parallel Prefix Adders in FPGA: Performance Analysis","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2048612010","doi":"https://doi.org/10.1109/ised.2012.45","mag":"2048612010"},"language":"en","primary_location":{"id":"doi:10.1109/ised.2012.45","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised.2012.45","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Symposium on Electronic System Design (ISED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103209454","display_name":"S. Uma","orcid":"https://orcid.org/0000-0003-4399-0617"},"institutions":[{"id":"https://openalex.org/I175691731","display_name":"Pondicherry University","ror":"https://ror.org/01a3mef16","country_code":"IN","type":"education","lineage":["https://openalex.org/I175691731"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"R. Uma","raw_affiliation_strings":["Dept. of CSE, Pondicherry Univ., Pondicherry, India","Dept of CSE, Pondicherry University, Pondicherry, India"],"affiliations":[{"raw_affiliation_string":"Dept. of CSE, Pondicherry Univ., Pondicherry, India","institution_ids":["https://openalex.org/I175691731"]},{"raw_affiliation_string":"Dept of CSE, Pondicherry University, Pondicherry, India","institution_ids":["https://openalex.org/I175691731"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075105772","display_name":"Jebashini Ponnian","orcid":"https://orcid.org/0000-0002-8798-0675"},"institutions":[{"id":"https://openalex.org/I4210125267","display_name":"Infrastructure University Kuala Lumpur","ror":"https://ror.org/038aqt498","country_code":"MY","type":"education","lineage":["https://openalex.org/I4210125267"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Jebashini Ponnian","raw_affiliation_strings":["Dept. of Electr. & Electron., Infrastruct. Univ. Kualalumpur, Kajang, Malaysia","Dept. of Electr. & Electron., Infrastruct. Univ. Kualalumpur, Kajang, Malaysia"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Electron., Infrastruct. Univ. Kualalumpur, Kajang, Malaysia","institution_ids":["https://openalex.org/I4210125267"]},{"raw_affiliation_string":"Dept. of Electr. & Electron., Infrastruct. Univ. Kualalumpur, Kajang, Malaysia","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103209454"],"corresponding_institution_ids":["https://openalex.org/I175691731"],"apc_list":null,"apc_paid":null,"fwci":0.2448,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.54352019,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"111","last_page":"115"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9548299312591553},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7482967972755432},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.7040325403213501},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6840507388114929},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.6790799498558044},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6743824481964111},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6705134510993958},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5584412813186646},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5408708453178406},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.47384077310562134},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4455236494541168},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.44143056869506836},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.4328606426715851},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3566906452178955},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3517330288887024},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3380128741264343},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24141409993171692},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22858858108520508},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11262506246566772}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9548299312591553},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7482967972755432},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.7040325403213501},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6840507388114929},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.6790799498558044},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6743824481964111},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6705134510993958},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5584412813186646},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5408708453178406},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.47384077310562134},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4455236494541168},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.44143056869506836},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.4328606426715851},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3566906452178955},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3517330288887024},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3380128741264343},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24141409993171692},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22858858108520508},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11262506246566772},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ised.2012.45","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised.2012.45","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Symposium on Electronic System Design (ISED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1509858922","https://openalex.org/W1656828584","https://openalex.org/W1963965124","https://openalex.org/W1991900639","https://openalex.org/W2021210187","https://openalex.org/W2096868360","https://openalex.org/W2097414281","https://openalex.org/W2131647018","https://openalex.org/W2143462372","https://openalex.org/W2147847555","https://openalex.org/W2154586278","https://openalex.org/W2168543008","https://openalex.org/W4285719527","https://openalex.org/W6636841356","https://openalex.org/W6683007717"],"related_works":["https://openalex.org/W2364181090","https://openalex.org/W4299002946","https://openalex.org/W2950518102","https://openalex.org/W2516396101","https://openalex.org/W2953746839","https://openalex.org/W2374852146","https://openalex.org/W2370097872","https://openalex.org/W2777618078","https://openalex.org/W4313224680","https://openalex.org/W4312097652"],"abstract_inverted_index":{"FIR":[0,47,77,185],"filters":[1,48],"are":[2,49,56,119,190,195,212],"the":[3,32,59,73,85,103,115,157,177,183,238],"most":[4],"common":[5],"DSP":[6],"function":[7,170],"implemented":[8,137],"in":[9,44,62,80,106,125,162,182],"FPGAs.":[10],"Systolic":[11],"designs":[12],"represent":[13],"an":[14],"attractive":[15],"architectural":[16],"paradigm":[17],"for":[18,232],"efficient":[19,124],"VLSI":[20,63],"and":[21,37,52,97,110,122,130,166,176,187,200,229],"FPGA":[22],"implementation":[23,74],"of":[24,39,58,75,87,108,114,127,149,159,164,171],"computation-intensive":[25],"digital":[26],"signal":[27],"processing":[28],"applications":[29],"supported":[30],"by":[31],"features":[33],"like":[34,203],"simplicity,":[35],"regularity,":[36],"modularity":[38],"structure.":[40],"The":[41,82,112,173,192,223],"core":[42],"elements":[43,61],"any":[45],"systolic":[46,76,184],"adders,":[50],"multipliers":[51],"delay":[53,109,167,228],"elements.":[54],"Adders":[55],"one":[57],"critical":[60],"chips,":[64],"therefore":[65],"careful":[66],"optimization":[67],"is":[68,100,180],"required.":[69],"This":[70,147],"paper":[71],"presents":[72],"filter":[78,186],"architecture":[79],"FPGA.":[81],"work":[83],"focuses":[84],"design":[86],"new":[88],"parallel":[89,116],"prefix":[90,117],"adder":[91,118,134,161,175,240],"(PPA)":[92],"with":[93,102,138,153],"minimal":[94],"depth":[95],"algorithm":[96],"its":[98,188],"performance":[99,158,201],"compared":[101],"existing":[104,178,239],"architectures":[105],"terms":[107,126,163],"area.":[111,132],"necessities":[113],"primarily":[120],"fast":[121],"secondarily":[123],"power":[128],"consumption":[129],"chip":[131],"Each":[133],"type":[135],"was":[136],"bit":[139],"sizes":[140,150],"of:":[141],"8,":[142],"16,":[143],"32,":[144],"64":[145],"bits.":[146],"variety":[148],"will":[151],"provide":[152],"more":[154],"insight":[155],"about":[156],"each":[160],"area":[165],"as":[168,235],"a":[169],"size.":[172],"proposed":[174,233],"PPA":[179,234],"incorporated":[181],"performances":[189],"observed.":[191],"module":[193],"functionality":[194],"described":[196],"using":[197,219],"Verilog":[198],"HDL":[199],"issues":[202],"slice":[204,230],"utilized,":[205],"simulation":[206,224],"time,":[207,210],"input":[208],"arrival":[209],"frequency":[211],"analyzed":[213],"at":[214],"90":[215],"nm":[216],"process":[217],"technology":[218],"XILINX":[220],"ISE12.1":[221],"SPARTAN3E.":[222],"results":[225],"reveal":[226],"better":[227],"utilization":[231],"compare":[236],"to":[237],"schemes.":[241]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}