{"id":"https://openalex.org/W2581673413","doi":"https://doi.org/10.1109/iscid.2016.2067","title":"FPGA of Bias-Free Distorters RF Power Amplifiers and Front Ends Design for Computational Intelligence Applications","display_name":"FPGA of Bias-Free Distorters RF Power Amplifiers and Front Ends Design for Computational Intelligence Applications","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2581673413","doi":"https://doi.org/10.1109/iscid.2016.2067","mag":"2581673413"},"language":"en","primary_location":{"id":"doi:10.1109/iscid.2016.2067","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscid.2016.2067","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 9th International Symposium on Computational Intelligence and Design (ISCID)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083357230","display_name":"Wen\u2010Cheng Lai","orcid":"https://orcid.org/0000-0002-8778-9336"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wen-Cheng Lai","raw_affiliation_strings":["Dept. of Electronic Engineering, National Taiwan Univ. of Science and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Engineering, National Taiwan Univ. of Science and Technology","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101986424","display_name":"Yen\u2010Jung Su","orcid":"https://orcid.org/0000-0002-3732-782X"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yen-Jung Su","raw_affiliation_strings":["Dept. of Electronic Engineering, National Taiwan Univ. of Science and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Engineering, National Taiwan Univ. of Science and Technology","institution_ids":["https://openalex.org/I154864474"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I154864474"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23628101,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"mtt 33","issue":null,"first_page":"252","last_page":"255"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.6931062936782837},{"id":"https://openalex.org/keywords/intermodulation","display_name":"Intermodulation","score":0.5493745803833008},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5349358916282654},{"id":"https://openalex.org/keywords/insertion-loss","display_name":"Insertion loss","score":0.49928808212280273},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.49594053626060486},{"id":"https://openalex.org/keywords/attenuator","display_name":"Attenuator (electronics)","score":0.47669026255607605},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46154457330703735},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4397224485874176},{"id":"https://openalex.org/keywords/rf-power-amplifier","display_name":"RF power amplifier","score":0.41994667053222656},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33068710565567017},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.297446608543396},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.25289833545684814},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15574777126312256},{"id":"https://openalex.org/keywords/attenuation","display_name":"Attenuation","score":0.09543073177337646},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.09509137272834778}],"concepts":[{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.6931062936782837},{"id":"https://openalex.org/C11773624","wikidata":"https://www.wikidata.org/wiki/Q2142232","display_name":"Intermodulation","level":4,"score":0.5493745803833008},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5349358916282654},{"id":"https://openalex.org/C90327742","wikidata":"https://www.wikidata.org/wiki/Q947396","display_name":"Insertion loss","level":2,"score":0.49928808212280273},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.49594053626060486},{"id":"https://openalex.org/C174847166","wikidata":"https://www.wikidata.org/wiki/Q1269728","display_name":"Attenuator (electronics)","level":3,"score":0.47669026255607605},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46154457330703735},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4397224485874176},{"id":"https://openalex.org/C196054291","wikidata":"https://www.wikidata.org/wiki/Q7276624","display_name":"RF power amplifier","level":4,"score":0.41994667053222656},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33068710565567017},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.297446608543396},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.25289833545684814},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15574777126312256},{"id":"https://openalex.org/C184652730","wikidata":"https://www.wikidata.org/wiki/Q2357982","display_name":"Attenuation","level":2,"score":0.09543073177337646},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.09509137272834778}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscid.2016.2067","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscid.2016.2067","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 9th International Symposium on Computational Intelligence and Design (ISCID)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7900000214576721,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W655052658","https://openalex.org/W1162934624","https://openalex.org/W1497276254","https://openalex.org/W1973014986","https://openalex.org/W1984458391","https://openalex.org/W2035270862","https://openalex.org/W2039193766","https://openalex.org/W2054591357","https://openalex.org/W2089987988","https://openalex.org/W2101222297","https://openalex.org/W2102259423","https://openalex.org/W2106093774","https://openalex.org/W2116402136","https://openalex.org/W2121226030","https://openalex.org/W2125343992","https://openalex.org/W2134245972","https://openalex.org/W2149509899","https://openalex.org/W2151819664","https://openalex.org/W2175306150","https://openalex.org/W2274579849","https://openalex.org/W2292540019","https://openalex.org/W2329108362","https://openalex.org/W2540453583","https://openalex.org/W3216812562","https://openalex.org/W6660472251","https://openalex.org/W6677373231","https://openalex.org/W6702219854","https://openalex.org/W6728886796"],"related_works":["https://openalex.org/W2404132866","https://openalex.org/W2004648565","https://openalex.org/W1574424549","https://openalex.org/W1982412695","https://openalex.org/W3175006948","https://openalex.org/W2529747505","https://openalex.org/W205638634","https://openalex.org/W2159991878","https://openalex.org/W2000370632","https://openalex.org/W2763167155"],"abstract_inverted_index":{"A":[0],"digital":[1],"third-order":[2],"MASH":[3],"1-1-1":[4],"delta-sigma":[5],"(\u0394\u03a3)":[6],"modulator":[7],"(DSM)":[8],"is":[9,119],"designed":[10],"and":[11,48,89],"implemented":[12],"on":[13],"field":[14],"programmable":[15],"gate":[16],"array":[17],"(FPGA)":[18],"customer":[19],"board":[20],"(Lyrtech)":[21],"in":[22],"fractional-N":[23],"phase-locked":[24],"loop":[25],"(PLL).":[26],"Fractional-N":[27],"frequency":[28],"synthesizers":[29],"have":[30],"many":[31],"advantages":[32],"over":[33],"their":[34],"conventional":[35],"counterparts,":[36],"integer-N":[37],"synthesizers.":[38],"The":[39,77],"proposed":[40],"paper":[41],"combine":[42],"with":[43,110],"parallel":[44],"forward-reverse":[45],"Schottky-diode":[46],"paths":[47],"a":[49,53,64,80,122],"\u03c0-type":[50],"attenuator":[51],"form":[52,73],"bias-free":[54],"predistorter":[55,78],"that":[56],"effectively":[57],"reduces":[58],"the":[59,85,95,111,134,137],"intermodulation":[60],"distortion":[61],"(IMD)":[62],"of":[63,101,113,136],"RF":[65],"power":[66,88,97,104,117],"amplifier":[67,124],"by":[68],"electronic":[69],"design":[70],"automation":[71],"(EDA)":[72],"computational":[74],"intelligence":[75],"techniques.":[76],"exhibits":[79],"constant":[81],"insertion":[82,91],"loss":[83,92],"at":[84,125],"low":[86],"input":[87,96],"its":[90],"decreases":[93],"when":[94],"increases.":[98],"An":[99],"improvement":[100],"extended":[102],"operating":[103],"level":[105],"up":[106],"to":[107,132],"5.7":[108],"dB":[109],"limit":[112],"-30dBm":[114],"adjacent-channel":[115],"leakage":[116],"(ACLP)":[118],"obtained":[120],"for":[121],"2-watt":[123],"5.8":[126],"GHz.":[127],"Measured":[128],"results":[129],"are":[130],"presented":[131],"illustrate":[133],"effectiveness":[135],"predistorter.":[138]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}