{"id":"https://openalex.org/W2166007241","doi":"https://doi.org/10.1109/iscas.2011.5937969","title":"Reconfigurable clock polarity assignment for peak current reduction of clock-gated circuits","display_name":"Reconfigurable clock polarity assignment for peak current reduction of clock-gated circuits","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2166007241","doi":"https://doi.org/10.1109/iscas.2011.5937969","mag":"2166007241"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2011.5937969","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937969","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029213009","display_name":"Jianchao Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jianchao Lu","raw_affiliation_strings":["Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baris Taskin","raw_affiliation_strings":["Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1940","last_page":"1943"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8712947368621826},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8061544895172119},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6477259397506714},{"id":"https://openalex.org/keywords/polarity","display_name":"Polarity (international relations)","score":0.5597650408744812},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.554317057132721},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5303139090538025},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47883108258247375},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.4630444645881653},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4314040541648865},{"id":"https://openalex.org/keywords/sink","display_name":"Sink (geography)","score":0.43011346459388733},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3934514820575714},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.356862872838974},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.26613688468933105},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2369023859500885},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22082188725471497},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17487025260925293},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.12347698211669922},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06815657019615173}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8712947368621826},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8061544895172119},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6477259397506714},{"id":"https://openalex.org/C2777361361","wikidata":"https://www.wikidata.org/wiki/Q1112585","display_name":"Polarity (international relations)","level":3,"score":0.5597650408744812},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.554317057132721},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5303139090538025},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47883108258247375},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.4630444645881653},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4314040541648865},{"id":"https://openalex.org/C143050476","wikidata":"https://www.wikidata.org/wiki/Q194502","display_name":"Sink (geography)","level":2,"score":0.43011346459388733},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3934514820575714},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.356862872838974},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.26613688468933105},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2369023859500885},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22082188725471497},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17487025260925293},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.12347698211669922},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06815657019615173},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C58640448","wikidata":"https://www.wikidata.org/wiki/Q42515","display_name":"Cartography","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C1491633281","wikidata":"https://www.wikidata.org/wiki/Q7868","display_name":"Cell","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2011.5937969","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937969","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1983191527","https://openalex.org/W2014069616","https://openalex.org/W2014489057","https://openalex.org/W2036588316","https://openalex.org/W2044620840","https://openalex.org/W2079770493","https://openalex.org/W2099522624","https://openalex.org/W2103263103","https://openalex.org/W2136047350","https://openalex.org/W2157024459","https://openalex.org/W2161884300","https://openalex.org/W2165478440","https://openalex.org/W2358486300","https://openalex.org/W3103339143","https://openalex.org/W4229745658","https://openalex.org/W4242862917","https://openalex.org/W4248944487","https://openalex.org/W6653952236","https://openalex.org/W6670524841","https://openalex.org/W6675992166"],"related_works":["https://openalex.org/W4386968318","https://openalex.org/W3006003651","https://openalex.org/W2174922170","https://openalex.org/W2040807843","https://openalex.org/W2052455055","https://openalex.org/W2169622190","https://openalex.org/W2133326759","https://openalex.org/W2001020839","https://openalex.org/W2559451387","https://openalex.org/W4249038728"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,19,56,89,127],"novel":[4],"clock":[5,34,48,64,90,112,128,154],"polarity":[6,39,46,147],"assignment":[7,40,148],"method":[8,25,67],"to":[9,36,75],"reduce":[10],"the":[11,15,33,38,77,83,104,111,121,135,146,153],"peak":[12,58,86,124],"current":[13,59,87,125],"on":[14,88,152],"vdd/gnd":[16],"rails":[17],"of":[18,32,47,110],"clock-gated":[20],"integrated":[21,69],"circuit.":[22],"The":[23,45,66],"proposed":[24],"inserts":[26],"XOR":[27,101,131],"gates":[28,102,132],"at":[29,103,134],"one":[30],"level":[31,106,109],"tree":[35,91,129],"facilitate":[37],"with":[41,130],"limited":[42],"skew":[43],"degradation.":[44],"buffers":[49],"are":[50],"configured":[51],"during":[52,149],"runtime":[53,150],"such":[54],"that":[55,82],"maximal":[57],"reduction":[60],"is":[61,68],"obtained":[62],"after":[63],"gating.":[65],"into":[70],"an":[71],"industrial":[72],"design":[73],"flow":[74],"study":[76],"practicality.":[78],"Experimental":[79],"results":[80],"show":[81],"worst":[84,122],"case":[85,123],"can":[92,141],"be":[93,142],"reduced":[94],"by":[95,99,144],"33.3%":[96],"and":[97,107,117,137],"33.9%":[98],"inserting":[100],"sink":[105,136],"non-sink":[108,138],"tree,":[113],"respectively.":[114],"Additional":[115],"12.8%":[116],"12.9%":[118],"reductions":[119],"in":[120],"for":[126],"inserted":[133],"level,":[139],"respectively,":[140],"achieved":[143],"reconfiguring":[145],"based":[151],"gating":[155],"information.":[156]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}