{"id":"https://openalex.org/W2109894295","doi":"https://doi.org/10.1109/iscas.2008.4541756","title":"A low power, process invariant keeper for high speed dynamic logic circuits","display_name":"A low power, process invariant keeper for high speed dynamic logic circuits","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2109894295","doi":"https://doi.org/10.1109/iscas.2008.4541756","mag":"2109894295"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541756","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5098372939","display_name":"David J. Rakesh Gnana","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"David J. Rakesh Gnana","raw_affiliation_strings":["Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore, 560012 India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore, 560012 India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102001730","display_name":"Navakanta Bhat","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Navakanta Bhat","raw_affiliation_strings":["Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore, India","Dept. of Electr. Commun. Eng., Indian Inst. of Sci., Bangalore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"Dept. of Electr. Commun. Eng., Indian Inst. of Sci., Bangalore","institution_ids":["https://openalex.org/I59270414"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I59270414"],"apc_list":null,"apc_paid":null,"fwci":1.3568,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.82270381,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1668","last_page":"1671"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.8396000862121582},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.6120995283126831},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.6054842472076416},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5747066736221313},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.574260950088501},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.5429927110671997},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5082525610923767},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5033778548240662},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.496825248003006},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.4370809495449066},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4323425889015198},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.429778516292572},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4255387783050537},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4175792336463928},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38364899158477783},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3079414367675781},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.3059287667274475},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2576383054256439},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22987842559814453},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07268354296684265}],"concepts":[{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.8396000862121582},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.6120995283126831},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.6054842472076416},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5747066736221313},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.574260950088501},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.5429927110671997},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5082525610923767},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5033778548240662},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.496825248003006},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.4370809495449066},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4323425889015198},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.429778516292572},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4255387783050537},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4175792336463928},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38364899158477783},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3079414367675781},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.3059287667274475},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2576383054256439},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22987842559814453},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07268354296684265},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4541756","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1498071943","https://openalex.org/W2083124406","https://openalex.org/W2108790707","https://openalex.org/W2139739190","https://openalex.org/W2173367578"],"related_works":["https://openalex.org/W2078854425","https://openalex.org/W2187927706","https://openalex.org/W2553905933","https://openalex.org/W2767079977","https://openalex.org/W2126048138","https://openalex.org/W4386193063","https://openalex.org/W2051894735","https://openalex.org/W3012469827","https://openalex.org/W2039862733","https://openalex.org/W3005505898"],"abstract_inverted_index":{"A":[0],"low":[1],"power":[2,23,77],"keeper":[3,35,113],"circuit":[4,22,76],"using":[5],"the":[6,18,26,33,38,47,56,59,72,82,91,95,103,111],"concept":[7],"of":[8,20,55,74,90,98],"rate":[9],"sensing":[10],"has":[11,118],"been":[12,119],"proposed.":[13],"The":[14,51,88,115],"proposed":[15,92,116],"technique":[16,93,117],"reduces":[17,71,102],"amount":[19,73],"short":[21,75],"dissipation":[24,78],"in":[25,81,94,121],"domino":[27,60,84],"gate":[28,61],"by":[29,86,106],"70%":[30],"compared":[31,45,109],"to":[32,46,62,110],"conventional":[34],"technique.":[36],"Also":[37],"total":[39],"power-delay":[40],"product":[41],"is":[42],"26%":[43,107],"lower":[44],"previously":[48],"reported":[49],"techniques.":[50,114],"process":[52,68],"tracking":[53],"capability":[54],"design":[57],"enables":[58],"achieve":[63],"uniform":[64],"delay":[65],"across":[66],"different":[67],"corners.":[69],"This":[70],"that":[79],"occurs":[80],"cascaded":[83],"gates":[85],"90%.":[87],"use":[89],"read":[96],"path":[97],"a":[99],"register":[100],"file":[101],"energy":[104],"requirement":[105],"as":[108],"other":[112],"prototyped":[120],"130":[122],"nm":[123],"CMOS":[124],"technology.":[125]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}