{"id":"https://openalex.org/W2130200140","doi":"https://doi.org/10.1109/iscas.2007.377983","title":"A Comparative Study of 6T and 4T SRAM Cells in Double-Gate CMOS with Statistical Variation","display_name":"A Comparative Study of 6T and 4T SRAM Cells in Double-Gate CMOS with Statistical Variation","publication_year":2007,"publication_date":"2007-05-01","ids":{"openalex":"https://openalex.org/W2130200140","doi":"https://doi.org/10.1109/iscas.2007.377983","mag":"2130200140"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2007.377983","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2007.377983","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053227652","display_name":"Bastien Giraud","orcid":"https://orcid.org/0000-0002-1183-6685"},"institutions":[{"id":"https://openalex.org/I122941322","display_name":"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris","ror":"https://ror.org/00yw34h52","country_code":"FR","type":"education","lineage":["https://openalex.org/I122941322"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Bastien Giraud","raw_affiliation_strings":["Institut Sup\u00e9rieur d'\u00c9lectronique de Paris (I.S.E.P.), 21, rue d'Assas, 75270 Paris Cedex 06. Tel: +331 49 54 52 92, Email: bastien.giraud@isep.fr"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris (I.S.E.P.), 21, rue d'Assas, 75270 Paris Cedex 06. Tel: +331 49 54 52 92, Email: bastien.giraud@isep.fr","institution_ids":["https://openalex.org/I122941322"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021923749","display_name":"Amara Amara","orcid":"https://orcid.org/0000-0002-9511-0899"},"institutions":[{"id":"https://openalex.org/I122941322","display_name":"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris","ror":"https://ror.org/00yw34h52","country_code":"FR","type":"education","lineage":["https://openalex.org/I122941322"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Amara Amara","raw_affiliation_strings":["Institut Sup\u00e9rieur d'\u00c9lectronique de Paris (I.S.E.P.), 21, rue d'Assas, 75270 Paris Cedex 06. Tel: +331 49 54 52 92, Email: amara.amara@isep.fr"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris (I.S.E.P.), 21, rue d'Assas, 75270 Paris Cedex 06. Tel: +331 49 54 52 92, Email: amara.amara@isep.fr","institution_ids":["https://openalex.org/I122941322"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053190499","display_name":"Andrei Vladimirescu","orcid":null},"institutions":[{"id":"https://openalex.org/I122941322","display_name":"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris","ror":"https://ror.org/00yw34h52","country_code":"FR","type":"education","lineage":["https://openalex.org/I122941322"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Andrei Vladimirescu","raw_affiliation_strings":["Institut Sup\u00e9rieur d'\u00c9lectronique de Paris (I.S.E.P.), University of California at Berkeley, BWRC, 2208 Allston Way, Berkeley, CA 94704, USA. Email: andrei.vladimirescu@isep.fr"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris (I.S.E.P.), University of California at Berkeley, BWRC, 2208 Allston Way, Berkeley, CA 94704, USA. Email: andrei.vladimirescu@isep.fr","institution_ids":["https://openalex.org/I122941322"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I122941322"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"3022","last_page":"3025"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8159646987915039},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.6820761561393738},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6591485142707825},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.655539333820343},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5961780548095703},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4497126340866089},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4471915066242218},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4348222017288208},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.43134766817092896},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.39746418595314026},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.38782641291618347},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38772881031036377},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.38609981536865234},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.3222193121910095},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30578500032424927}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8159646987915039},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.6820761561393738},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6591485142707825},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.655539333820343},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5961780548095703},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4497126340866089},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4471915066242218},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4348222017288208},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.43134766817092896},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39746418595314026},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.38782641291618347},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38772881031036377},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.38609981536865234},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.3222193121910095},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30578500032424927},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2007.377983","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2007.377983","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7699999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W969360689","https://openalex.org/W1896973036","https://openalex.org/W2002612140","https://openalex.org/W2010388475","https://openalex.org/W2098286658","https://openalex.org/W2129973862","https://openalex.org/W2159144327","https://openalex.org/W2339330036"],"related_works":["https://openalex.org/W2042526628","https://openalex.org/W2119312496","https://openalex.org/W4247460323","https://openalex.org/W2537086382","https://openalex.org/W2107909712","https://openalex.org/W2153162275","https://openalex.org/W2079259690","https://openalex.org/W789543267","https://openalex.org/W2075123181","https://openalex.org/W2004965314"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"comparative":[4],"study":[5],"of":[6,60,83,86,104],"sub-32":[7],"nm":[8],"CMOS":[9],"6T":[10],"and":[11,31,44,69,78,89,93],"4T":[12,50],"SRAM":[13,53],"cells":[14,100],"in":[15,67,101],"fully":[16],"depleted":[17],"(FD)":[18],"double-gate":[19],"(DG)":[20],"silicon-on-insulator":[21],"(SOI)":[22],"technology":[23],"with":[24,41],"planar":[25],"independent":[26],"self-aligned":[27],"gates.":[28],"Both":[29],"independent-":[30],"connected-gate":[32],"operation":[33],"is":[34,55],"analyzed":[35],"by":[36,72],"modulating":[37],"the":[38,61,102],"drain":[39],"current":[40],"both":[42],"front":[43],"back":[45,62],"gate":[46,63],"voltages.":[47],"An":[48],"improved":[49],"driver-less":[51],"(DL)":[52],"cell":[54],"proposed":[56],"which":[57],"takes":[58],"advantage":[59],"to":[64],"improve":[65],"stability":[66],"read":[68],"retention":[70],"mode":[71],"applying":[73],"feedback":[74],"between":[75],"access":[76,94],"transistor":[77],"storage":[79],"node.":[80],"The":[81],"results":[82],"statistical":[84],"characterization":[85],"read-,":[87],"retention-":[88],"write":[90],"margins,":[91],"power":[92],"time":[95],"are":[96],"presented":[97],"for":[98],"all":[99],"presence":[103],"process":[105],"variability.":[106]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}