{"id":"https://openalex.org/W2149403841","doi":"https://doi.org/10.1109/iscas.2005.1466052","title":"A Generic Multilevel Multiplying D/A Converter for Pipelined ADCs","display_name":"A Generic Multilevel Multiplying D/A Converter for Pipelined ADCs","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2149403841","doi":"https://doi.org/10.1109/iscas.2005.1466052","mag":"2149403841"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1466052","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1466052","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021884590","display_name":"Vivek Sharma","orcid":"https://orcid.org/0000-0002-4738-4983"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"V. Sharma","raw_affiliation_strings":["Electrical Engineering & Computer Science, Oregon State University, Corvallis, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering & Computer Science, Oregon State University, Corvallis, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005450048","display_name":"Un-Ku Moon","orcid":"https://orcid.org/0000-0003-1948-057X"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Un-Ku Moon","raw_affiliation_strings":["Electrical Engineering & Computer Science, Oregon State University, Corvallis, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering & Computer Science, Oregon State University, Corvallis, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045933551","display_name":"G\u00e1bor C. Temes","orcid":"https://orcid.org/0000-0002-0617-4875"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G.C. Temes","raw_affiliation_strings":["Electrical Engineering & Computer Science, Oregon State University, Corvallis, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering & Computer Science, Oregon State University, Corvallis, USA","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5021884590"],"corresponding_institution_ids":["https://openalex.org/I131249849"],"apc_list":null,"apc_paid":null,"fwci":0.3012,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6570525,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"6182","last_page":"6185"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.80552077293396},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7032233476638794},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5786306858062744},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.524614691734314},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4684816598892212},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4258136749267578},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.38409578800201416},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3252940773963928},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14597520232200623}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.80552077293396},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7032233476638794},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5786306858062744},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.524614691734314},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4684816598892212},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4258136749267578},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.38409578800201416},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3252940773963928},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14597520232200623},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2005.1466052","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1466052","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.79.1278","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.79.1278","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://web.engr.oregonstate.edu/~moon/research/files/iscas05_mdac.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2138634253","https://openalex.org/W2140558077","https://openalex.org/W2149641475","https://openalex.org/W2152434001"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2022544890","https://openalex.org/W2394097730","https://openalex.org/W2128223750","https://openalex.org/W4238532390","https://openalex.org/W2188872161","https://openalex.org/W2002978035","https://openalex.org/W2961779879"],"abstract_inverted_index":{"State-of-art":[0],"implementations":[1],"of":[2,19,39,43,51],"pipelined":[3],"ADC":[4],"can":[5],"only":[6],"realize":[7],"a":[8],"multiplying":[9],"DAC":[10],"(MDAC)":[11],"with":[12],"(2/sup":[13],"n/-1)":[14],"levels.":[15],"However,":[16],"the":[17,24],"number":[18,42],"levels":[20],"needed":[21],"to":[22],"optimize":[23],"performance":[25],"may":[26],"differ":[27],"from":[28],"this":[29],"number.":[30],"A":[31],"novel":[32],"scheme":[33],"is":[34],"proposed":[35],"allowing":[36,47],"for":[37,48],"realization":[38],"an":[40],"arbitrary":[41],"MDAC":[44],"levels,":[45],"while":[46],"1":[49],"bit":[50],"digital":[52,55],"redundancy":[53],"and":[54],"error":[56],"correction":[57],"without":[58],"any":[59],"overhead.":[60]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}