{"id":"https://openalex.org/W2164748675","doi":"https://doi.org/10.1109/iscas.2005.1465917","title":"Interconnect Delay Optimization via High Level Re-synthesis After Floorplanning","display_name":"Interconnect Delay Optimization via High Level Re-synthesis After Floorplanning","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2164748675","doi":"https://doi.org/10.1109/iscas.2005.1465917","mag":"2164748675"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465917","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465917","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100626585","display_name":"Yunfeng Wang","orcid":"https://orcid.org/0000-0001-6002-1266"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yunfeng Wang","raw_affiliation_strings":["C.S. Department, Tsinghua University, Beijing, Beijing, China"],"affiliations":[{"raw_affiliation_string":"C.S. Department, Tsinghua University, Beijing, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113789065","display_name":"Jinian Bian","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinian Bian","raw_affiliation_strings":["C.S. Department, Tsinghua University, Beijing, Beijing, China"],"affiliations":[{"raw_affiliation_string":"C.S. Department, Tsinghua University, Beijing, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111914906","display_name":"Xianlong Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xianlong Hong","raw_affiliation_strings":["C.S. Department, Tsinghua University, Beijing, Beijing, China"],"affiliations":[{"raw_affiliation_string":"C.S. Department, Tsinghua University, Beijing, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100626585"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.21756565,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"5641","last_page":"5644"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8762557506561279},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6683984994888306},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5807048082351685},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5630253553390503},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5385801196098328},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5072119235992432},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4977584183216095},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.49612125754356384},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4584057629108429},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.45653092861175537},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.45420971512794495},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.44955217838287354},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.44824016094207764},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.41906556487083435},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.4151829481124878},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41247862577438354},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.36597636342048645},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33494094014167786},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3152005076408386},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25885167717933655},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19821539521217346},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.16990211606025696},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10068580508232117},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.07240793108940125}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8762557506561279},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6683984994888306},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5807048082351685},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5630253553390503},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5385801196098328},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5072119235992432},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4977584183216095},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.49612125754356384},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4584057629108429},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.45653092861175537},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45420971512794495},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.44955217838287354},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.44824016094207764},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.41906556487083435},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.4151829481124878},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41247862577438354},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.36597636342048645},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33494094014167786},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3152005076408386},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25885167717933655},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19821539521217346},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.16990211606025696},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10068580508232117},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.07240793108940125},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465917","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465917","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2069162780","https://openalex.org/W2074799901","https://openalex.org/W2097099414","https://openalex.org/W2101231983","https://openalex.org/W2102404619","https://openalex.org/W2141264731","https://openalex.org/W2154907195","https://openalex.org/W2166493682","https://openalex.org/W2547105621","https://openalex.org/W4245467811","https://openalex.org/W6729161013"],"related_works":["https://openalex.org/W1965050610","https://openalex.org/W1990789187","https://openalex.org/W2115502122","https://openalex.org/W2994788014","https://openalex.org/W2809933636","https://openalex.org/W2074570708","https://openalex.org/W2138401961","https://openalex.org/W1541633348","https://openalex.org/W2353155791","https://openalex.org/W1595166940"],"abstract_inverted_index":{"With":[0],"the":[1,16,22,46,53,56],"progress":[2],"of":[3,25,45,55],"manufacturing":[4],"technologies,":[5],"more":[6],"transistors":[7],"can":[8],"be":[9],"integrated":[10,26],"into":[11,30],"one":[12],"chip,":[13],"which":[14,51],"validates":[15],"system-on-chip":[17],"(SoC)":[18],"technology.":[19],"Besides,":[20],"as":[21],"feature":[23],"size":[24],"circuits":[27],"scales":[28],"down":[29],"super":[31],"deep":[32],"sub-micron":[33],"level,":[34],"interconnect":[35],"delay":[36,44],"has":[37],"played":[38],"a":[39],"dominant":[40],"role":[41],"in":[42,58,71,77],"total":[43],"circuit.":[47],"A":[48],"new":[49],"technology":[50],"improves":[52],"performance":[54],"circuit":[57],"high-level":[59],"synthesis":[60],"phase":[61],"by":[62,82],"utilizing":[63],"high":[64],"level":[65],"re-synthesis":[66],"after":[67],"floorplan":[68],"is":[69],"presented":[70,76],"this":[72,78],"paper.":[73],"The":[74],"techniques":[75],"paper":[79],"are":[80],"demonstrated":[81],"experiments.":[83]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}