{"id":"https://openalex.org/W1819529858","doi":"https://doi.org/10.1109/iscas.2003.1206336","title":"Efficient core designs based on parameterized macrocells with accurate delay models","display_name":"Efficient core designs based on parameterized macrocells with accurate delay models","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W1819529858","doi":"https://doi.org/10.1109/iscas.2003.1206336","mag":"1819529858"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1206336","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100992314","display_name":"Makram M. Mansour","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Makram M. Mansour","raw_affiliation_strings":["Coordinated Science Laboratory, University of Illinois at Urbana-Champaign, Urbana, IL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Coordinated Science Laboratory, University of Illinois at Urbana-Champaign, Urbana, IL","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038988201","display_name":"Mohammad M. Mansour","orcid":"https://orcid.org/0000-0002-8316-1330"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammad M. Mansour","raw_affiliation_strings":["Coordinated Science Laboratory, University of Illinois at Urbana-Champaign, Urbana, IL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Coordinated Science Laboratory, University of Illinois at Urbana-Champaign, Urbana, IL","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110251853","display_name":"A. Mehrotra","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Mehrotra","raw_affiliation_strings":["Coordinated Science Laboratory, University of Illinois at Urbana-Champaign, Urbana, IL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Coordinated Science Laboratory, University of Illinois at Urbana-Champaign, Urbana, IL","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1032636,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"V","last_page":"V"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macrocell","display_name":"Macrocell","score":0.756499707698822},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7160834670066833},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.5897834897041321},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5126108527183533},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.49741724133491516},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4967711567878723},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.48143407702445984},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4651340842247009},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.4614966809749603},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.45369604229927063},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.433065265417099},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4325389862060547},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2363470196723938},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18064552545547485},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13054722547531128},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10062670707702637}],"concepts":[{"id":"https://openalex.org/C2778291847","wikidata":"https://www.wikidata.org/wiki/Q1163937","display_name":"Macrocell","level":3,"score":0.756499707698822},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7160834670066833},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.5897834897041321},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5126108527183533},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.49741724133491516},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4967711567878723},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.48143407702445984},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4651340842247009},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.4614966809749603},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.45369604229927063},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.433065265417099},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4325389862060547},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2363470196723938},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18064552545547485},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13054722547531128},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10062670707702637},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C68649174","wikidata":"https://www.wikidata.org/wiki/Q1379116","display_name":"Base station","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1206336","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6700000166893005,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1529130237","https://openalex.org/W1597620877","https://openalex.org/W1776049124","https://openalex.org/W2109674204","https://openalex.org/W2144652834","https://openalex.org/W2157024459","https://openalex.org/W2490203607","https://openalex.org/W6631834939","https://openalex.org/W6635836536","https://openalex.org/W6683178885","https://openalex.org/W7011100871"],"related_works":["https://openalex.org/W2146281169","https://openalex.org/W2566216749","https://openalex.org/W1971768948","https://openalex.org/W2100031696","https://openalex.org/W1649252442","https://openalex.org/W2064441221","https://openalex.org/W2587157009","https://openalex.org/W1976777118","https://openalex.org/W2598528162","https://openalex.org/W2550467510"],"abstract_inverted_index":{"A":[0,136],"new":[1,53],"design":[2,149],"methodology":[3,15,145],"targeted":[4],"for":[5,19,26,89,113,151,181],"core-based":[6],"designs":[7],"using":[8,30,142,172],"parameterized":[9],"macrocells":[10],"(PMCs)":[11],"is":[12,87,111],"proposed.":[13,69],"This":[14],"provides":[16],"the":[17,49,64,80,97,115,143,156,159,176],"flexibility":[18],"instance-based":[20],"cores":[21,150],"to":[22,34,95,130,148],"be":[23,41],"easily":[24],"customized":[25],"application":[27,169],"specifics.":[28],"By":[29],"few":[31],"scaling":[32,66,99],"parameters":[33,67,100],"characterize":[35],"a":[36,38,92,105,120,162,166,199],"PMC,":[37],"macrocell":[39],"can":[40],"instantiated":[42],"in":[43,91,104,128,165,204],"virtually":[44],"any":[45],"size":[46],"depending":[47],"on":[48],"required":[50],"performance.":[51],"Moreover,":[52],"macro":[54,84],"delay":[55,74,85,93,200],"and":[56,75,146,198],"peak":[57,76,108,116],"current":[58,77,109,117],"models":[59,71],"which":[60,122],"are":[61,68],"function":[62],"of":[63,101,158,190,201],"PMC":[65,121,137],"These":[70],"enable":[72],"accurate":[73],"predictions":[78],"at":[79],"subsystem/core":[81],"level.":[82],"The":[83,107,183],"model":[86,110],"suitable":[88],"use":[90],"optimizer":[94],"determine":[96],"optimum":[98],"individual":[102,177],"PMC's":[103,178],"core.":[106],"useful":[112],"computing":[114],"drawn":[118],"by":[119],"allows":[123],"efficient":[124],"power":[125,132],"rails":[126],"sizing":[127],"order":[129],"address":[131],"grid":[133],"reliability":[134],"issues.":[135],"library":[138,174],"has":[139,187],"been":[140],"developed":[141],"proposed":[144,160],"used":[147,164],"communications":[152],"applications.":[153],"To":[154],"demonstrate":[155],"effectiveness":[157],"methodology,":[161],"subsystem":[163],"channel":[167],"decoder":[168],"was":[170],"synthesized":[171],"this":[173],"where":[175],"were":[179],"optimized":[180],"delay.":[182],"resulting":[184],"custom-quality":[185],"layout":[186],"an":[188],"area":[189],"50":[191],"/spl":[192,195,206],"times/":[193],"100":[194],"mu/m/sup":[196],"2/":[197],"1.6":[202],"ns":[203],"0.18":[205],"mu/m,":[207],"1.8":[208],"V":[209],"CMOS":[210],"technology.":[211]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}