{"id":"https://openalex.org/W1659099739","doi":"https://doi.org/10.1109/iscas.2003.1205720","title":"A time-interleaved switched-capacitor band-pass delta-sigma modulator","display_name":"A time-interleaved switched-capacitor band-pass delta-sigma modulator","publication_year":2003,"publication_date":"2003-10-31","ids":{"openalex":"https://openalex.org/W1659099739","doi":"https://doi.org/10.1109/iscas.2003.1205720","mag":"1659099739"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1205720","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205720","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101523364","display_name":"Minho Kwon","orcid":"https://orcid.org/0000-0002-5988-1944"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Minho Kwon","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","[Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101939484","display_name":"Jung-Yoon Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jungyoon Lee","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","[Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100895869","display_name":"Gunhee Han","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Gunhee Han","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","[Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3046,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58697759,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"1","issue":null,"first_page":"I","last_page":"941"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.7669389247894287},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.7640476226806641},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.7115004062652588},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6703760623931885},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5661813616752625},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5521131157875061},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5364665985107422},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.5353899598121643},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4500123858451843},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.43873682618141174},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41684210300445557},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41272270679473877},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32599812746047974},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2531205415725708},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1805378496646881}],"concepts":[{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.7669389247894287},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.7640476226806641},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.7115004062652588},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6703760623931885},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5661813616752625},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5521131157875061},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5364665985107422},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.5353899598121643},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4500123858451843},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.43873682618141174},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41684210300445557},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41272270679473877},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32599812746047974},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2531205415725708},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1805378496646881},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1205720","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205720","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W118952169","https://openalex.org/W179743685","https://openalex.org/W1516199590","https://openalex.org/W1531329121","https://openalex.org/W1557518856","https://openalex.org/W1598573617","https://openalex.org/W1646531973","https://openalex.org/W2102136738","https://openalex.org/W2150619667","https://openalex.org/W2154320585","https://openalex.org/W2158980899","https://openalex.org/W2307330353","https://openalex.org/W6604851887","https://openalex.org/W6636839883","https://openalex.org/W6675250569"],"related_works":["https://openalex.org/W2124313625","https://openalex.org/W2044524120","https://openalex.org/W2102712905","https://openalex.org/W1480705273","https://openalex.org/W2493585380","https://openalex.org/W2999366224","https://openalex.org/W3014922040","https://openalex.org/W1977097430","https://openalex.org/W2055066428","https://openalex.org/W4895463"],"abstract_inverted_index":{"A":[0,20],"band-pass":[1],"delta-sigma":[2],"modulator":[3],"(BPDSM)":[4],"is":[5,22,123],"a":[6,11,17,44,71,79,104,110,120],"key":[7],"building":[8],"block":[9],"of":[10,16,81,91],"digital":[12],"intermediate":[13],"frequency":[14,55,76],"(IF)":[15],"wireless":[18],"communication.":[19],"BPDSM":[21,48,59],"difficult":[23],"to":[24,35,89],"implement":[25],"with":[26,66,109],"switched-capacitor":[27],"(SC)":[28],"circuits":[29],"at":[30,53],"high":[31,37],"IF":[32,107],"frequencies":[33],"due":[34],"the":[36,57,74,85,93],"clock":[38,75],"rate":[39],"requirement.":[40],"This":[41],"paper":[42],"proposes":[43],"time-interleaved":[45],"(TI)":[46],"SC":[47],"architecture":[49,65],"that":[50],"can":[51],"operate":[52],"higher":[54],"than":[56],"conventional":[58],"architecture.":[60],"The":[61,96,115],"proposed":[62],"5-stage":[63],"TI":[64],"recursive":[67],"feedback":[68],"loop":[69],"provides":[70],"reduction":[72],"in":[73],"requirement":[77,88],"by":[78],"factor":[80],"5":[82],"and":[83,101,130],"relieves":[84],"settling":[86],"time":[87],"one-fourth":[90],"what":[92],"same":[94],"period.":[95],"test":[97],"chip":[98],"was":[99],"designed":[100],"fabricated":[102],"for":[103,119],"30":[105],"MHz":[106],"system":[108],"0.35-/spl":[111],"mu/m":[112],"CMOS":[113],"process.":[114],"measured":[116],"peak":[117],"SNR":[118],"200-kHz":[121],"bandwidth":[122],"63":[124],"dB":[125],"while":[126],"dissipating":[127],"75":[128],"mW":[129],"occupying":[131],"1.3":[132],"mm/sup":[133],"2/.":[134]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}