{"id":"https://openalex.org/W1921757338","doi":"https://doi.org/10.1109/iscas.2002.1010810","title":"Modeling a new RTL semantics in C++","display_name":"Modeling a new RTL semantics in C++","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1921757338","doi":"https://doi.org/10.1109/iscas.2002.1010810","mag":"1921757338"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010810","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010810","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110370321","display_name":"Shuqing Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shuqing Zhao","raw_affiliation_strings":["Center for Embedded Computer Systems, University of California, Irvine, CA, USA","Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems, University of California, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025797692","display_name":"Daniel D. Gajski","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Gajski","raw_affiliation_strings":["Center for Embedded Computer Systems, University of California, Irvine, CA, USA","Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems, University of California, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA#TAB#","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":0.2325,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.43479388,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"V","last_page":"741"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7679276466369629},{"id":"https://openalex.org/keywords/semantics","display_name":"Semantics (computer science)","score":0.6290676593780518},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.6229977011680603},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6087291836738586},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41677069664001465},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4166225790977478},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.4150092899799347},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3870973587036133},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.32751160860061646},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2029394507408142},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.11023110151290894},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10613742470741272}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7679276466369629},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.6290676593780518},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6229977011680603},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6087291836738586},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41677069664001465},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4166225790977478},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.4150092899799347},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3870973587036133},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.32751160860061646},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2029394507408142},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.11023110151290894},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10613742470741272},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1010810","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010810","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1498455513","https://openalex.org/W1567363020","https://openalex.org/W2085313921","https://openalex.org/W2114266730","https://openalex.org/W2493328864"],"related_works":["https://openalex.org/W2045155990","https://openalex.org/W4313163053","https://openalex.org/W3045811229","https://openalex.org/W4300973204","https://openalex.org/W2135482679","https://openalex.org/W2035070505","https://openalex.org/W1973862904","https://openalex.org/W181593118","https://openalex.org/W1966826470","https://openalex.org/W2077870657"],"abstract_inverted_index":{"In":[0,32],"order":[1],"to":[2,76],"improve":[3],"the":[4,37,57,103],"productivity":[5],"of":[6,20,39,88],"current":[7],"register":[8],"transfer":[9],"level":[10],"(RTL)":[11],"design":[12],"practice,":[13],"we":[14,35],"argue":[15],"that":[16],"a":[17,40,52,85],"new":[18,58],"methodology":[19],"modeling,":[21],"simulation":[22],"and":[23,47,78],"synthesis":[24],"is":[25],"needed":[26],"based":[27],"on":[28],"standard":[29],"RTL":[30,45,59,89],"semantics.":[31],"this":[33],"paper":[34],"present":[36],"implementation":[38],"C++":[41,93,99],"class":[42],"library":[43,50],"for":[44,54,95],"modeling":[46,96],"simulation.":[48],"This":[49],"provides":[51],"foundation":[53],"experimentation":[55],"in":[56,98,102],"semantics,":[60],"proposed":[61],"by":[62],"Accellera":[63],"Working":[64],"Group,":[65],"which":[66],"uses":[67],"FSMD":[68,97],"(D.D.":[69],"Gajski":[70],"et":[71],"al,":[72],"High-Level":[73],"Synthesis:":[74],"Introduction":[75],"Chip":[77],"System":[79],"Design,":[80],"Kluwer":[81],"Academic,":[82],"1992)":[83],"as":[84],"formal":[86],"model":[87],"abstraction.":[90],"The":[91],"essential":[92],"classes":[94],"are":[100],"described":[101],"paper.":[104]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}