{"id":"https://openalex.org/W2166399313","doi":"https://doi.org/10.1109/iscas.2001.922319","title":"Efficient power clock generation for adiabatic logic","display_name":"Efficient power clock generation for adiabatic logic","publication_year":2002,"publication_date":"2002-11-13","ids":{"openalex":"https://openalex.org/W2166399313","doi":"https://doi.org/10.1109/iscas.2001.922319","mag":"2166399313"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2001.922319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2001.922319","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066983905","display_name":"Hamid Mahmoodi","orcid":"https://orcid.org/0000-0003-4237-3086"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"H. Mahmoodi-Meimand","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074063358","display_name":"Ali Afzali\u2010Kusha","orcid":"https://orcid.org/0000-0001-8614-2007"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"A. Afzali-Kusha","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5066983905"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":1.0183,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.78141275,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"4","issue":null,"first_page":"642","last_page":"645"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5735498666763306},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.5444518327713013},{"id":"https://openalex.org/keywords/adiabatic-process","display_name":"Adiabatic process","score":0.5216832160949707},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5001449584960938},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4459036886692047},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3645789623260498},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3466207981109619},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34168654680252075},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3133196234703064},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.28795140981674194},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15134364366531372},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1493798792362213},{"id":"https://openalex.org/keywords/quantum-mechanics","display_name":"Quantum mechanics","score":0.07995113730430603}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5735498666763306},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.5444518327713013},{"id":"https://openalex.org/C109663097","wikidata":"https://www.wikidata.org/wiki/Q182453","display_name":"Adiabatic process","level":2,"score":0.5216832160949707},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5001449584960938},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4459036886692047},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3645789623260498},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3466207981109619},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34168654680252075},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3133196234703064},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.28795140981674194},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15134364366531372},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1493798792362213},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.07995113730430603}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2001.922319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2001.922319","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1486380240","https://openalex.org/W1833962500","https://openalex.org/W2013928912","https://openalex.org/W2017334085","https://openalex.org/W2064295678","https://openalex.org/W2100978714","https://openalex.org/W2105946429","https://openalex.org/W2114138535","https://openalex.org/W2122984966","https://openalex.org/W2129878502","https://openalex.org/W2147396253","https://openalex.org/W2148264694","https://openalex.org/W2164937466","https://openalex.org/W2540160302","https://openalex.org/W3144004735","https://openalex.org/W3150110856","https://openalex.org/W6675403342"],"related_works":["https://openalex.org/W2089292011","https://openalex.org/W2770000049","https://openalex.org/W1541478738","https://openalex.org/W1594470711","https://openalex.org/W2328795814","https://openalex.org/W2785706735","https://openalex.org/W2515059563","https://openalex.org/W3010059585","https://openalex.org/W1899845814","https://openalex.org/W2965791759"],"abstract_inverted_index":{"Practical":[0],"issues":[1],"in":[2],"the":[3,32,38,46],"design":[4],"of":[5,56],"power":[6,19,39,49],"clock":[7,20,40,50],"generators":[8,21],"needed":[9],"by":[10],"adiabatic":[11,27],"logic":[12],"circuits":[13],"are":[14,22],"explained.":[15],"Synchronous":[16],"and":[17,31],"asynchronous":[18],"designed":[23],"for":[24,37],"an":[25],"8-bit":[26],"carry":[28],"look-ahead":[29],"adder":[30],"more":[33],"energy":[34],"efficient":[35],"circuit":[36],"generation":[41],"is":[42],"determined":[43],"to":[44],"be":[45],"2N":[47],"synchronous":[48],"generator":[51],"that":[52],"exhibits":[53],"conversion":[54],"efficiency":[55],"77%":[57],"at":[58],"10":[59],"MHz":[60],"operating":[61],"frequency.":[62]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}