{"id":"https://openalex.org/W1839502438","doi":"https://doi.org/10.1109/iscas.2001.922318","title":"An all-digital clock generator firm-core based on differential fine-tuned delay for reusable microprocessor cores","display_name":"An all-digital clock generator firm-core based on differential fine-tuned delay for reusable microprocessor cores","publication_year":2002,"publication_date":"2002-11-13","ids":{"openalex":"https://openalex.org/W1839502438","doi":"https://doi.org/10.1109/iscas.2001.922318","mag":"1839502438"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2001.922318","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2001.922318","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067054447","display_name":"Mauro Olivieri","orcid":"https://orcid.org/0000-0002-0214-9904"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"M. Olivieri","raw_affiliation_strings":["University of Roma La Sapienza, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"University of Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Trifiletti","raw_affiliation_strings":["University of Roma La Sapienza, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"University of Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5067054447"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":0.3394,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.55089833,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"4","issue":null,"first_page":"638","last_page":"641"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8205558061599731},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.7259050607681274},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7132730484008789},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6905627250671387},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6256071925163269},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6226715445518494},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6209956407546997},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5693536996841431},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5050211548805237},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4942481815814972},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.46558016538619995},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45401373505592346},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4269507825374603},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4172949194908142},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3618341088294983},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.32612305879592896},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.3170579671859741},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23021817207336426},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08754134178161621}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8205558061599731},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.7259050607681274},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7132730484008789},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6905627250671387},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6256071925163269},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6226715445518494},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6209956407546997},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5693536996841431},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5050211548805237},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4942481815814972},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.46558016538619995},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45401373505592346},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4269507825374603},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4172949194908142},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3618341088294983},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.32612305879592896},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.3170579671859741},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23021817207336426},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08754134178161621},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2001.922318","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2001.922318","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/50817","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/50817","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1580654973","https://openalex.org/W1670648241","https://openalex.org/W1985621142","https://openalex.org/W2082011829","https://openalex.org/W2105005155","https://openalex.org/W2168916081","https://openalex.org/W6646662713"],"related_works":["https://openalex.org/W2224788396","https://openalex.org/W2169622190","https://openalex.org/W2143420037","https://openalex.org/W2210438891","https://openalex.org/W4321517886","https://openalex.org/W2615366277","https://openalex.org/W2095624237","https://openalex.org/W2071924372","https://openalex.org/W2587665273","https://openalex.org/W2377552037"],"abstract_inverted_index":{"Clock":[0],"generator":[1],"cores":[2],"play":[3],"an":[4],"increasingly":[5],"important":[6],"role":[7],"in":[8],"the":[9,47],"VLSI":[10],"design":[11,26],"of":[12,27],"embedded":[13],"microprocessors":[14],"supporting":[15],"specialized":[16,29],"power":[17],"management":[18],"modes.":[19],"We":[20],"present":[21],"a":[22,28,41,50,59],"fully":[23],"digital,":[24],"standard-cell-based":[25],"PLL":[30],"architecture":[31],"that":[32],"can":[33],"be":[34],"recompiled":[35],"on":[36],"different":[37],"cell":[38],"libraries.":[39],"On":[40],"0.45":[42],"/spl":[43],"mu/m":[44],"CMOS":[45],"implementation,":[46],"circuit":[48],"features":[49],"16":[51],"ps":[52],"jitter,":[53],"19.5-to-72":[54],"MHz":[55],"frequency":[56],"range":[57],"with":[58],"32":[60],"KHz":[61],"input,":[62],"and":[63],"less":[64],"than":[65],"50":[66],"clock":[67],"cycles":[68],"wakeup":[69],"time.":[70]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}