{"id":"https://openalex.org/W1913077793","doi":"https://doi.org/10.1109/iscas.2001.922061","title":"The hierarchical timing pair model","display_name":"The hierarchical timing pair model","publication_year":2001,"publication_date":"2001-01-01","ids":{"openalex":"https://openalex.org/W1913077793","doi":"https://doi.org/10.1109/iscas.2001.922061","mag":"1913077793"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2001.922061","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2001.922061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009851991","display_name":"Nitin Chandrachoodan","orcid":"https://orcid.org/0000-0002-9258-7317"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Nitin Chandrachoodan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Maryland, College Park, MD, USA","Dept. of Electr & Comput. Eng., Maryland Univ., College Park, MD, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"Dept. of Electr & Comput. Eng., Maryland Univ., College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038036261","display_name":"Shuvra S. Bhattacharyya","orcid":"https://orcid.org/0000-0001-7719-1106"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shuvra S. Bhattacharyya","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Maryland Univ., College Park, MD, USA","Dept. of Electr & Comput. Eng., Maryland Univ., College Park, MD, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Maryland Univ., College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"Dept. of Electr & Comput. Eng., Maryland Univ., College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074161398","display_name":"K.J. Ray Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.J. Ray Liu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Maryland, College Park, MD, USA","Dept. of Electr & Comput. Eng., Maryland Univ., College Park, MD, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"Dept. of Electr & Comput. Eng., Maryland Univ., College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5009851991"],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":0.2777,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.61431767,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"367","last_page":"370 vol. 5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7571724057197571},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7251265645027161},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.6105364561080933},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.5661309957504272},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.5573282241821289},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4926143288612366},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4835505187511444},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4735034108161926},{"id":"https://openalex.org/keywords/hierarchical-database-model","display_name":"Hierarchical database model","score":0.42597901821136475},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.34627896547317505},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.17990466952323914}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7571724057197571},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7251265645027161},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6105364561080933},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.5661309957504272},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5573282241821289},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4926143288612366},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4835505187511444},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4735034108161926},{"id":"https://openalex.org/C144986985","wikidata":"https://www.wikidata.org/wiki/Q871236","display_name":"Hierarchical database model","level":2,"score":0.42597901821136475},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.34627896547317505},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.17990466952323914},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2001.922061","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2001.922061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.14.3362","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.14.3362","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.umd.edu/DSPCAD/papers/chan2001x1.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.26.1583","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.26.1583","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dspserv.eng.umd.edu/pub/dspcad/papers/chan2001x1.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1933711828","https://openalex.org/W2011778848","https://openalex.org/W2093842169","https://openalex.org/W2125690626","https://openalex.org/W2130240031","https://openalex.org/W2158740499","https://openalex.org/W2159888461","https://openalex.org/W2171247893","https://openalex.org/W2752885492"],"related_works":["https://openalex.org/W3167886223","https://openalex.org/W2098694303","https://openalex.org/W2110367374","https://openalex.org/W3151506308","https://openalex.org/W2158440114","https://openalex.org/W2012426329","https://openalex.org/W2074526596","https://openalex.org/W2169337913","https://openalex.org/W4242010157","https://openalex.org/W2155359353"],"abstract_inverted_index":{"We":[0,15,81],"present":[1,82],"a":[2,25,53,66,106],"new":[3,39,91],"model":[4,28,40,56],"for":[5,9],"representing":[6],"timing":[7,21,55,103],"information":[8],"functions":[10],"in":[11],"High-Level":[12],"Synthesis":[13],"(HLS).":[14],"identify":[16],"shortcomings":[17],"of":[18,43,69,89,108],"the":[19,31,70,87,101,109],"conventional":[20],"model,":[22,34],"which":[23],"is":[24],"very":[26],"simple":[27],"derived":[29],"from":[30,105],"combinational":[32,60],"logic":[33],"and":[35,61,64,93],"show":[36],"that":[37,57,72,85],"our":[38,90],"overcomes":[41],"many":[42],"these":[44],"defects.":[45],"In":[46],"particular,":[47],"we":[48],"are":[49],"able":[50],"to":[51,76,98],"provide":[52],"unified":[54],"describes":[58],"hierarchical":[59],"iterative":[62],"circuits":[63],"provides":[65],"compact":[67],"representation":[68],"information,":[71],"can":[73],"be":[74],"used":[75],"streamline":[77],"system":[78],"performance":[79],"analysis.":[80],"experimental":[83],"results":[84],"demonstrate":[86],"effectiveness":[88],"approach,":[92],"describe":[94],"an":[95],"efficient":[96],"algorithm":[97],"easily":[99],"compute":[100],"required":[102],"parameters":[104],"description":[107],"graph.":[110]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}