{"id":"https://openalex.org/W1516609441","doi":"https://doi.org/10.1109/iscas.2001.921987","title":"A genetic approach to the design space exploration of superscalar microprocessor architectures","display_name":"A genetic approach to the design space exploration of superscalar microprocessor architectures","publication_year":2002,"publication_date":"2002-11-13","ids":{"openalex":"https://openalex.org/W1516609441","doi":"https://doi.org/10.1109/iscas.2001.921987","mag":"1516609441"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2001.921987","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2001.921987","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067054447","display_name":"Mauro Olivieri","orcid":"https://orcid.org/0000-0002-0214-9904"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"M. Olivieri","raw_affiliation_strings":["University of Roma La Sapienza, Italy","Rome Univ., Italy"],"affiliations":[{"raw_affiliation_string":"University of Roma La Sapienza, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Rome Univ., Italy","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5067054447"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.0503817,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"5","issue":null,"first_page":"69","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8326123356819153},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7173184752464294},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.6684980392456055},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6529330611228943},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.6246520280838013},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5965132713317871},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5850101709365845},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5740625262260437},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.4684956669807434},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.45899584889411926},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.4417661428451538},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.41091832518577576},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32845962047576904},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21679392457008362},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.06567063927650452}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8326123356819153},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7173184752464294},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.6684980392456055},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6529330611228943},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.6246520280838013},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5965132713317871},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5850101709365845},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5740625262260437},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.4684956669807434},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.45899584889411926},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.4417661428451538},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.41091832518577576},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32845962047576904},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21679392457008362},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.06567063927650452},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2001.921987","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2001.921987","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.136.3193","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.136.3193","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://vlsi.die.uniroma1.it/publishing/genetic-cpu-design-iscas.pdf","raw_type":"text"},{"id":"pmh:oai:iris.uniroma1.it:11573/472244","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/472244","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W156825290","https://openalex.org/W1497256448","https://openalex.org/W1584321010","https://openalex.org/W1865305164","https://openalex.org/W1995119232","https://openalex.org/W2032094184","https://openalex.org/W2047094503","https://openalex.org/W2111250994","https://openalex.org/W4231971748","https://openalex.org/W4285719527","https://openalex.org/W6606401250"],"related_works":["https://openalex.org/W2003935582","https://openalex.org/W2009213655","https://openalex.org/W1638215063","https://openalex.org/W2950520577","https://openalex.org/W1229628","https://openalex.org/W74409296","https://openalex.org/W2567390125","https://openalex.org/W305742777","https://openalex.org/W2468095077","https://openalex.org/W3104857564"],"abstract_inverted_index":{"This":[0],"paper":[1],"illustrates":[2],"the":[3,9],"results":[4],"of":[5,14],"a":[6,40],"study":[7],"on":[8],"automatic":[10],"design":[11],"space":[12],"exploration":[13],"superscalar":[15],"CPU":[16],"architectures":[17],"through":[18],"genetic":[19],"algorithms.":[20],"The":[21],"approach":[22],"can":[23],"take":[24],"into":[25],"account":[26],"instruction":[27],"level":[28],"parallelism":[29],"in":[30],"conjunction":[31],"with":[32],"clock":[33],"cycle":[34],"time":[35],"estimates,":[36],"which":[37],"could":[38],"be":[39],"cumbersome":[41],"task":[42],"if":[43],"it":[44],"totally":[45],"demanded":[46],"human":[47],"decisions.":[48]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}