{"id":"https://openalex.org/W2158874109","doi":"https://doi.org/10.1109/iscas.2000.857448","title":"Mixed-signal VLSI for neural and fuzzy sequential processors","display_name":"Mixed-signal VLSI for neural and fuzzy sequential processors","publication_year":2002,"publication_date":"2002-11-07","ids":{"openalex":"https://openalex.org/W2158874109","doi":"https://doi.org/10.1109/iscas.2000.857448","mag":"2158874109"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2000.857448","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2000.857448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066417700","display_name":"Jordi Madrenas","orcid":"https://orcid.org/0000-0001-5905-9179"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Madrenas","raw_affiliation_strings":["Department of Electronic Engineering, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025330163","display_name":"Enrique Alarc\u00f3n","orcid":"https://orcid.org/0000-0001-5527-1922"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"E. Alarcon","raw_affiliation_strings":["Department of Electronic Engineering, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066987229","display_name":"Jordi Cosp","orcid":"https://orcid.org/0000-0001-9703-1281"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Cosp","raw_affiliation_strings":["Department of Electronic Engineering, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":null,"display_name":"J.M. Moreno","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.M. Moreno","raw_affiliation_strings":["Department of Electronic Engineering, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035669407","display_name":"A. Poveda","orcid":"https://orcid.org/0000-0002-4262-5557"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Poveda","raw_affiliation_strings":["Department of Electronic Engineering, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013398412","display_name":"Joan Cabestany","orcid":"https://orcid.org/0000-0002-6926-3322"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Cabestany","raw_affiliation_strings":["Department of Electronic Engineering, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Universitat Polilt\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I9617848"],"apc_list":null,"apc_paid":null,"fwci":0.2808,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.55561662,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"389","last_page":"392"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11236","display_name":"Control Systems and Identification","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10820","display_name":"Fuzzy Logic and Control Systems","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7845351696014404},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7367649078369141},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5944271087646484},{"id":"https://openalex.org/keywords/fuzzy-logic","display_name":"Fuzzy logic","score":0.5875445008277893},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5801336765289307},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.58006751537323},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5524706244468689},{"id":"https://openalex.org/keywords/feed-forward","display_name":"Feed forward","score":0.4836772382259369},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4400838315486908},{"id":"https://openalex.org/keywords/neuro-fuzzy","display_name":"Neuro-fuzzy","score":0.4303077161312103},{"id":"https://openalex.org/keywords/fuzzy-control-system","display_name":"Fuzzy control system","score":0.41592320799827576},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36888158321380615},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33862560987472534},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33044397830963135},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.2807515561580658},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2760624587535858},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21365517377853394},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18762627243995667},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.18573293089866638},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10923871397972107},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10358715057373047}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7845351696014404},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7367649078369141},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5944271087646484},{"id":"https://openalex.org/C58166","wikidata":"https://www.wikidata.org/wiki/Q224821","display_name":"Fuzzy logic","level":2,"score":0.5875445008277893},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5801336765289307},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.58006751537323},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5524706244468689},{"id":"https://openalex.org/C38858127","wikidata":"https://www.wikidata.org/wiki/Q5441228","display_name":"Feed forward","level":2,"score":0.4836772382259369},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4400838315486908},{"id":"https://openalex.org/C29470771","wikidata":"https://www.wikidata.org/wiki/Q4165150","display_name":"Neuro-fuzzy","level":4,"score":0.4303077161312103},{"id":"https://openalex.org/C195975749","wikidata":"https://www.wikidata.org/wiki/Q1475705","display_name":"Fuzzy control system","level":3,"score":0.41592320799827576},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36888158321380615},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33862560987472534},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33044397830963135},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.2807515561580658},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2760624587535858},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21365517377853394},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18762627243995667},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.18573293089866638},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10923871397972107},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10358715057373047}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2000.857448","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2000.857448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1481171671","https://openalex.org/W1510619790","https://openalex.org/W1523107266","https://openalex.org/W1573813033","https://openalex.org/W1606205531","https://openalex.org/W1753434277","https://openalex.org/W1910105393","https://openalex.org/W1971581014","https://openalex.org/W2079325629","https://openalex.org/W2095461469","https://openalex.org/W2096108938","https://openalex.org/W2109588429","https://openalex.org/W2113909280","https://openalex.org/W2116401201","https://openalex.org/W2127724264","https://openalex.org/W2134262089","https://openalex.org/W2147080662","https://openalex.org/W2167418401","https://openalex.org/W2247374898","https://openalex.org/W2561675875","https://openalex.org/W4244353864","https://openalex.org/W6628845322","https://openalex.org/W6631296510","https://openalex.org/W6676714410"],"related_works":["https://openalex.org/W2286391053","https://openalex.org/W2982600058","https://openalex.org/W1963486701","https://openalex.org/W2312483540","https://openalex.org/W4249477090","https://openalex.org/W191745111","https://openalex.org/W1522083559","https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2007570603"],"abstract_inverted_index":{"A":[0],"sequentiality":[1,59],"study":[2],"for":[3,25,53],"mixed-signal":[4,18,27],"VLSI":[5],"implementations":[6],"of":[7,14,49],"neuro/fuzzy":[8],"feedforward":[9],"algorithms":[10],"is":[11],"presented.":[12],"Implications":[13],"sequential":[15,26,37],"processing":[16],"and":[17,29,34,45,55],"operation":[19],"are":[20,32,39],"derived.":[21],"Basic":[22],"building":[23],"blocks":[24],"neural":[28],"fuzzy":[30],"computing":[31],"proposed,":[33],"two":[35],"example":[36],"processors":[38,44],"described.":[40],"Feedback":[41],"from":[42],"designed":[43],"subcircuits":[46],"allows":[47],"consideration":[48],"the":[50],"technology":[51],"constraints":[52],"analysis":[54],"extension":[56],"to":[57],"different":[58],"degrees.":[60]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}