{"id":"https://openalex.org/W1487386350","doi":"https://doi.org/10.1109/iscas.1994.408758","title":"A method of representative fault selection in digital circuits for ATPG","display_name":"A method of representative fault selection in digital circuits for ATPG","publication_year":1994,"publication_date":"1994-01-01","ids":{"openalex":"https://openalex.org/W1487386350","doi":"https://doi.org/10.1109/iscas.1994.408758","mag":"1487386350"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.1994.408758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.1994.408758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1994 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002201200","display_name":"A. Sang-In","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"A. Sang-In","raw_affiliation_strings":["Dept. of Electr. & Electron. Eng., Imperial Coll. of Sci., Technol. & Med., London, UK","Dept. of Electr. & Electron. Eng., Imperial Coll. of Sci. Technol. & Med., London, , UK"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Imperial Coll. of Sci., Technol. & Med., London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Imperial Coll. of Sci. Technol. & Med., London, , UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091532722","display_name":"Peter Y. K. Cheung","orcid":"https://orcid.org/0000-0002-8236-1816"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"P.Y.K. Cheung","raw_affiliation_strings":["Dept. of Electr. & Electron. Eng., Imperial Coll. of Sci., Technol. & Med., London, UK","Dept. of Electr. & Electron. Eng., Imperial Coll. of Sci. Technol. & Med., London, , UK"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Imperial Coll. of Sci., Technol. & Med., London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Imperial Coll. of Sci. Technol. & Med., London, , UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5002201200"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.06459459,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"73","last_page":"76 vol.1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8951505422592163},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7565808296203613},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6082352995872498},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.598921000957489},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5988296270370483},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5877221822738647},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5560191869735718},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.5345168709754944},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5210946798324585},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5079742074012756},{"id":"https://openalex.org/keywords/fault-simulator","display_name":"Fault Simulator","score":0.47309544682502747},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4658181667327881},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4598544239997864},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44726577401161194},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.4170757830142975},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3979473412036896},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2621817886829376},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24369394779205322},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.21672430634498596},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.1914551854133606},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06622302532196045}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8951505422592163},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7565808296203613},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6082352995872498},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.598921000957489},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5988296270370483},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5877221822738647},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5560191869735718},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.5345168709754944},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5210946798324585},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5079742074012756},{"id":"https://openalex.org/C2776365744","wikidata":"https://www.wikidata.org/wiki/Q5438149","display_name":"Fault Simulator","level":5,"score":0.47309544682502747},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4658181667327881},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4598544239997864},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44726577401161194},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.4170757830142975},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3979473412036896},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2621817886829376},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24369394779205322},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.21672430634498596},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.1914551854133606},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06622302532196045},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.1994.408758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.1994.408758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1994 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1836741127","https://openalex.org/W1964866107","https://openalex.org/W2043111827","https://openalex.org/W2101381363","https://openalex.org/W2140824755","https://openalex.org/W2147921278","https://openalex.org/W2159880265"],"related_works":["https://openalex.org/W2120257283","https://openalex.org/W2117563988","https://openalex.org/W4240466429","https://openalex.org/W1910267371","https://openalex.org/W2542800311","https://openalex.org/W2031110496","https://openalex.org/W2161696808","https://openalex.org/W2157154381","https://openalex.org/W4253743993","https://openalex.org/W2885828488"],"abstract_inverted_index":{"A":[0],"new":[1],"method":[2],"of":[3,14,29,45,60],"representative":[4],"fault":[5,38],"selection":[6],"in":[7,23,35,57],"digital":[8],"circuits":[9,51],"based":[10],"on":[11,42],"the":[12,27,58],"concepts":[13],"test":[15,18],"equivalent":[16],"and":[17,37,49],"implied":[19],"faults":[20,31,62],"is":[21],"introduced":[22],"order":[24],"to":[25,32],"minimise":[26],"number":[28,59],"target":[30,61],"be":[33],"considered":[34],"ATPG":[36],"simulation.":[39],"Experimental":[40],"results":[41],"a":[43,54],"set":[44],"ISCAS":[46],"benchmark":[47],"combinational":[48],"sequential":[50],"have":[52],"shown":[53],"significant":[55],"reduction":[56],"when":[63],"compared":[64],"with":[65],"other":[66],"recently":[67],"published":[68],"techniques.<":[69],"<ETX":[70],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[71],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[72]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}