{"id":"https://openalex.org/W4240146668","doi":"https://doi.org/10.1109/isca.2008.30","title":"A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime","display_name":"A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime","publication_year":2008,"publication_date":"2008-06-01","ids":{"openalex":"https://openalex.org/W4240146668","doi":"https://doi.org/10.1109/isca.2008.30"},"language":"en","primary_location":{"id":"doi:10.1109/isca.2008.30","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2008.30","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Symposium on Computer Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052489263","display_name":"Jeonghee Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jeonghee Shin","raw_affiliation_strings":["EE Systems, University of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"EE Systems, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072328031","display_name":"Victor Zyuban","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Victor Zyuban","raw_affiliation_strings":["Thomas J. Watson Research Center, IBM, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"Thomas J. Watson Research Center, IBM, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009866527","display_name":"Pradip Bose","orcid":"https://orcid.org/0000-0002-1380-5671"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pradip Bose","raw_affiliation_strings":["Thomas J. Watson Research Center, IBM, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"Thomas J. Watson Research Center, IBM, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039236448","display_name":"Timothy M. Pinkston","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Timothy M. Pinkston","raw_affiliation_strings":["EE Systems, University of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"EE Systems, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5052489263"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":3.70769313,"has_fulltext":false,"cited_by_count":66,"citation_normalized_percentile":{"value":0.94453834,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"353","last_page":"362"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.8825356960296631},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6775115132331848},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6587551832199097},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6511876583099365},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5736191272735596},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5482391715049744},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5286905169487},{"id":"https://openalex.org/keywords/operability","display_name":"Operability","score":0.4822181463241577},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4256446361541748},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.41362449526786804},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41246405243873596},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.283507764339447},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.17643272876739502},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16541710495948792},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08534231781959534}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.8825356960296631},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6775115132331848},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6587551832199097},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6511876583099365},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5736191272735596},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5482391715049744},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5286905169487},{"id":"https://openalex.org/C126231374","wikidata":"https://www.wikidata.org/wiki/Q1061298","display_name":"Operability","level":2,"score":0.4822181463241577},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4256446361541748},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.41362449526786804},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41246405243873596},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.283507764339447},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.17643272876739502},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16541710495948792},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08534231781959534},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isca.2008.30","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.2008.30","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Symposium on Computer Architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1551991454","https://openalex.org/W1598816221","https://openalex.org/W1899658488","https://openalex.org/W1969775801","https://openalex.org/W2032798968","https://openalex.org/W2053117197","https://openalex.org/W2064037464","https://openalex.org/W2069362588","https://openalex.org/W2074642457","https://openalex.org/W2081726842","https://openalex.org/W2099746875","https://openalex.org/W2102785080","https://openalex.org/W2113115586","https://openalex.org/W2114172921","https://openalex.org/W2120353978","https://openalex.org/W2120893974","https://openalex.org/W2122324886","https://openalex.org/W2122757690","https://openalex.org/W2125169487","https://openalex.org/W2125890858","https://openalex.org/W2142908374","https://openalex.org/W2157009367","https://openalex.org/W2171662132","https://openalex.org/W2172278174","https://openalex.org/W2561240161","https://openalex.org/W4231523873","https://openalex.org/W4238549726"],"related_works":["https://openalex.org/W2186949690","https://openalex.org/W2167303720","https://openalex.org/W2154109900","https://openalex.org/W2497617944","https://openalex.org/W3019064768","https://openalex.org/W1563139915","https://openalex.org/W2109715593","https://openalex.org/W2061075966","https://openalex.org/W3019683061","https://openalex.org/W3147501184"],"abstract_inverted_index":{"Microarchitectural":[0],"redundancy":[1,62,72,154,166],"has":[2],"been":[3],"proposed":[4,70],"as":[5,111],"a":[6,18,40,86,144,156],"means":[7],"of":[8,29,59,108,139,146,152,158,165],"improving":[9],"chip":[10,65,100],"lifetime":[11,66,101,134],"reliability.":[12,67],"It":[13],"is":[14,73],"typically":[15],"used":[16,74],"in":[17,26,137],"reactive":[19,163],"way,":[20],"allowing":[21],"chips":[22],"to":[23,63,76,81,89,113,115,119,149,161],"maintain":[24],"operability":[25],"the":[27,106,140],"presence":[28],"failures":[30,110],"by":[31,103,142],"detecting":[32],"and":[33,155],"isolating,":[34],"correcting,":[35],"and/or":[36,91],"replacing":[37],"components":[38,80],"on":[39,85],"first-come,":[41],"first-served":[42],"basis":[43],"only":[44],"after":[45],"they":[46],"become":[47],"faulty.":[48],"In":[49,68],"this":[50],"paper,":[51],"we":[52],"explore":[53],"an":[54],"alternative,":[55],"more":[56],"preferred":[57],"method":[58],"exploiting":[60],"microarchitectural":[61,153],"enhance":[64],"our":[69,128],"approach,":[71],"proactively":[75],"allow":[77],"non-faulty":[78],"microarchitecture":[79],"be":[82],"temporarily":[83],"deactivated,":[84],"rotating":[87],"basis,":[88],"suspend":[90],"recover":[92],"from":[93],"certain":[94],"wearout":[95,109,126,130],"effects.":[96],"This":[97],"approach":[98,132],"improves":[99],"reliability":[102,135],"warding":[104],"off":[105],"onset":[107],"opposed":[112],"reacting":[114],"them":[116],"posteriorly.":[117],"Applied":[118],"on-chip":[120],"cache":[121,141],"SRAM":[122],"for":[123],"combating":[124],"NBTI-induced":[125],"failure,":[127],"proactive":[129],"recovery":[131],"increases":[133],"(measured":[136],"mean-time-to-failure)":[138],"about":[143],"factor":[145,157],"seven":[147],"relative":[148,160],"no":[150],"use":[151,164],"five":[159],"conventional":[162],"having":[167],"similar":[168],"area":[169],"overhead.":[170]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":9}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}