{"id":"https://openalex.org/W4251868814","doi":"https://doi.org/10.1109/isca.1998.694790","title":"Exploiting fine-grain thread level parallelism on the MIT multi-ALU processor","display_name":"Exploiting fine-grain thread level parallelism on the MIT multi-ALU processor","publication_year":2002,"publication_date":"2002-11-27","ids":{"openalex":"https://openalex.org/W4251868814","doi":"https://doi.org/10.1109/isca.1998.694790"},"language":"en","primary_location":{"id":"doi:10.1109/isca.1998.694790","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.1998.694790","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 25th Annual International Symposium on Computer Architecture (Cat. No.98CB36235)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112796474","display_name":"Stephen W. Keckler","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.W. Keckler","raw_affiliation_strings":["Computer Systems Laboratory, University of Stanford, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Systems Laboratory, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084342236","display_name":"William J. Dally","orcid":"https://orcid.org/0000-0003-4632-2876"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W.J. Dally","raw_affiliation_strings":["Computer Systems Laboratory, University of Stanford, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Systems Laboratory, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013575960","display_name":"D. Maskit","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Maskit","raw_affiliation_strings":["Computer Systems Laboratory, University of Stanford, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Systems Laboratory, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078177666","display_name":"N.P. Carter","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N.P. Carter","raw_affiliation_strings":["Computer Systems Laboratory, University of Stanford, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Systems Laboratory, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045732027","display_name":"Andrew Chang","orcid":"https://orcid.org/0000-0002-2185-2857"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Chang","raw_affiliation_strings":["Computer Systems Laboratory, University of Stanford, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Systems Laboratory, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009341124","display_name":"W.S. Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W.S. Lee","raw_affiliation_strings":["Artificial Intelligence Laboratory, Massachusetts Institute of Technology, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Artificial Intelligence Laboratory, Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"306","last_page":"317"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8329041004180908},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.728788435459137},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.6445629596710205},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6392956972122192},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.5888074040412903},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5871737599372864},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5581167340278625},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5496698617935181},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.5129222869873047},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.5006928443908691},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.47346726059913635},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.45136499404907227},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.4464103579521179},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4284195303916931},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.40027421712875366},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3364242911338806},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14645150303840637}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8329041004180908},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.728788435459137},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.6445629596710205},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6392956972122192},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.5888074040412903},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5871737599372864},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5581167340278625},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5496698617935181},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.5129222869873047},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.5006928443908691},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.47346726059913635},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.45136499404907227},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.4464103579521179},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4284195303916931},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.40027421712875366},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3364242911338806},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14645150303840637},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isca.1998.694790","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isca.1998.694790","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 25th Annual International Symposium on Computer Architecture (Cat. No.98CB36235)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2006090396","https://openalex.org/W2039342214","https://openalex.org/W2084451631","https://openalex.org/W2129192659","https://openalex.org/W2138483739","https://openalex.org/W2148107164","https://openalex.org/W2296006986","https://openalex.org/W2622728018","https://openalex.org/W3000580563","https://openalex.org/W3142147837","https://openalex.org/W4232785726","https://openalex.org/W4244285675","https://openalex.org/W4246603624","https://openalex.org/W6679958696"],"related_works":["https://openalex.org/W4240606930","https://openalex.org/W2526302199","https://openalex.org/W2003935582","https://openalex.org/W2950520577","https://openalex.org/W3007272028","https://openalex.org/W2040503315","https://openalex.org/W168408236","https://openalex.org/W2494130044","https://openalex.org/W2105992728","https://openalex.org/W2009213655"],"abstract_inverted_index":{"Much":[0],"of":[1,36,49,51,148,153,160],"the":[2,8,30,56,98,106,149],"improvement":[3],"in":[4,105],"computer":[5],"performance":[6],"over":[7],"last":[9],"twenty":[10],"years":[11],"has":[12,25],"come":[13],"from":[14],"faster":[15,128,133],"transistors":[16],"and":[17,81,88,101,118,130],"architectural":[18],"advances":[19],"that":[20,137],"increase":[21],"parallelism.":[22],"Historically,":[23],"parallelism":[24,57,76],"been":[26],"exploited":[27],"either":[28],"at":[29],"instruction":[31,39],"level":[32],"with":[33,47,65],"a":[34,37,112,119,140,145,158],"grain-size":[35],"single":[38],"or":[40],"by":[41,62],"partitioning":[42],"applications":[43],"into":[44],"coarse":[45,82],"threads":[46,54],"grain-sizes":[48],"thousands":[50],"instructions.":[52],"Fine-grain":[53],"fill":[55],"gap":[58],"between":[59],"these":[60],"extremes":[61],"enabling":[63],"tasks":[64],"run":[66],"lengths":[67],"as":[68,70],"small":[69],"20":[71],"cycles.":[72],"As":[73],"this":[74],"fine-grain":[75,151],"is":[77],"orthogonal":[78],"to":[79],"ILP":[80],"threads,":[83],"it":[84],"complements":[85],"both":[86],"methods":[87],"provides":[89],"an":[90],"opportunity":[91],"for":[92],"greater":[93],"speedup.":[94],"This":[95],"paper":[96],"describes":[97],"efficient":[99],"communication":[100,129],"synchronization":[102,134],"mechanisms":[103,124,136],"implemented":[104],"Multi-ALU":[107],"Processor":[108],"(MAP)":[109],"chip,":[110],"including":[111],"thread":[113],"creation":[114],"instruction,":[115],"register":[116],"communication,":[117],"hardware":[120],"barrier.":[121],"These":[122],"register-based":[123],"provide":[125],"10":[126],"times":[127,132],"60":[131],"than":[135],"operate":[138],"via":[139],"shared":[141],"on-chip":[142],"cache.":[143],"With":[144],"three-processor":[146],"implementation":[147],"MAP:":[150],"speedups":[152],"1.2-2.1":[154],"are":[155],"demonstrated":[156],"on":[157],"suite":[159],"applications.":[161]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}