{"id":"https://openalex.org/W4376606651","doi":"https://doi.org/10.1109/irps48203.2023.10117914","title":"A Unified Aging Model Framework Capturing Device to Circuit Degradation for Advance Technology Nodes","display_name":"A Unified Aging Model Framework Capturing Device to Circuit Degradation for Advance Technology Nodes","publication_year":2023,"publication_date":"2023-03-01","ids":{"openalex":"https://openalex.org/W4376606651","doi":"https://doi.org/10.1109/irps48203.2023.10117914"},"language":"en","primary_location":{"id":"doi:10.1109/irps48203.2023.10117914","is_oa":false,"landing_page_url":"https://doi.org/10.1109/irps48203.2023.10117914","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Reliability Physics Symposium (IRPS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076172522","display_name":"Subhas Chandra Mukhopadhyay","orcid":"https://orcid.org/0000-0002-8600-5907"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210119464","display_name":"Quality and Reliability (Greece)","ror":"https://ror.org/02f8mda22","country_code":"GR","type":"company","lineage":["https://openalex.org/I4210119464"]}],"countries":["GR","US"],"is_corresponding":true,"raw_author_name":"S. Mukhopadhyay","raw_affiliation_strings":["Intel Corporation,Logic Technology Development Quality and Reliability,USA","Logic Technology Development Quality and Reliability, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Logic Technology Development Quality and Reliability,USA","institution_ids":["https://openalex.org/I4210119464"]},{"raw_affiliation_string":"Logic Technology Development Quality and Reliability, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030089939","display_name":"Chao Chen","orcid":"https://orcid.org/0000-0002-0441-8709"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Chen","raw_affiliation_strings":["Intel Corporation,Quality & Reliability Test Chip Design and Data,USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Quality & Reliability Test Chip Design and Data,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071640448","display_name":"Mubasher Jamil","orcid":"https://orcid.org/0000-0001-9662-1546"},"institutions":[{"id":"https://openalex.org/I4210119464","display_name":"Quality and Reliability (Greece)","ror":"https://ror.org/02f8mda22","country_code":"GR","type":"company","lineage":["https://openalex.org/I4210119464"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["GR","US"],"is_corresponding":false,"raw_author_name":"M. Jamil","raw_affiliation_strings":["Intel Corporation,Logic Technology Development Quality and Reliability,USA","Logic Technology Development Quality and Reliability, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Logic Technology Development Quality and Reliability,USA","institution_ids":["https://openalex.org/I4210119464"]},{"raw_affiliation_string":"Logic Technology Development Quality and Reliability, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005213443","display_name":"Jihan Standfest","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Standfest","raw_affiliation_strings":["Intel Corporation,Quality & Reliability Test Chip Design and Data,USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Quality & Reliability Test Chip Design and Data,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058069344","display_name":"Inanc Meric","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119464","display_name":"Quality and Reliability (Greece)","ror":"https://ror.org/02f8mda22","country_code":"GR","type":"company","lineage":["https://openalex.org/I4210119464"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["GR","US"],"is_corresponding":false,"raw_author_name":"I. Meric","raw_affiliation_strings":["Intel Corporation,Logic Technology Development Quality and Reliability,USA","Logic Technology Development Quality and Reliability, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Logic Technology Development Quality and Reliability,USA","institution_ids":["https://openalex.org/I4210119464"]},{"raw_affiliation_string":"Logic Technology Development Quality and Reliability, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082638823","display_name":"B. Gill","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Gill","raw_affiliation_strings":["Intel Corporation,Quality & Reliability Test Chip Design and Data,USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Quality & Reliability Test Chip Design and Data,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027832758","display_name":"S. Ramey","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210119464","display_name":"Quality and Reliability (Greece)","ror":"https://ror.org/02f8mda22","country_code":"GR","type":"company","lineage":["https://openalex.org/I4210119464"]}],"countries":["GR","US"],"is_corresponding":false,"raw_author_name":"S. Ramey","raw_affiliation_strings":["Intel Corporation,Logic Technology Development Quality and Reliability,USA","Logic Technology Development Quality and Reliability, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Logic Technology Development Quality and Reliability,USA","institution_ids":["https://openalex.org/I4210119464"]},{"raw_affiliation_string":"Logic Technology Development Quality and Reliability, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5076172522"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210119464"],"apc_list":null,"apc_paid":null,"fwci":0.936,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.73890522,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.7677262425422668},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.6786333918571472},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6133032441139221},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6030294895172119},{"id":"https://openalex.org/keywords/product","display_name":"Product (mathematics)","score":0.5139100551605225},{"id":"https://openalex.org/keywords/predictability","display_name":"Predictability","score":0.5012874603271484},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.5009446144104004},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4859224855899811},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.480023056268692},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4760810434818268},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.4677097201347351},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4118676781654358},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21504342555999756},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19676530361175537},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15136095881462097},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.12866151332855225},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0855674147605896}],"concepts":[{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.7677262425422668},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.6786333918571472},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6133032441139221},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6030294895172119},{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.5139100551605225},{"id":"https://openalex.org/C197640229","wikidata":"https://www.wikidata.org/wiki/Q2534066","display_name":"Predictability","level":2,"score":0.5012874603271484},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.5009446144104004},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4859224855899811},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.480023056268692},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4760810434818268},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.4677097201347351},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4118676781654358},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21504342555999756},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19676530361175537},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15136095881462097},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.12866151332855225},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0855674147605896},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/irps48203.2023.10117914","is_oa":false,"landing_page_url":"https://doi.org/10.1109/irps48203.2023.10117914","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Reliability Physics Symposium (IRPS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1982281828","https://openalex.org/W2020029432","https://openalex.org/W2540962972","https://openalex.org/W3039428974","https://openalex.org/W3040424541","https://openalex.org/W4286571725"],"related_works":["https://openalex.org/W2726467123","https://openalex.org/W2064726690","https://openalex.org/W4252678288","https://openalex.org/W4254065731","https://openalex.org/W1607297154","https://openalex.org/W4210820789","https://openalex.org/W4237782192","https://openalex.org/W2913177154","https://openalex.org/W4235131201","https://openalex.org/W2005671831"],"abstract_inverted_index":{"Transistor":[0],"aging":[1,69,88,106],"under":[2,115],"complex":[3],"input":[4],"waveform":[5],"stress":[6,117,127],"has":[7],"been":[8],"a":[9,31,86],"key":[10],"concern":[11],"for":[12,80,146],"device":[13],"and":[14,66],"circuit":[15],"reliability.":[16],"The":[17],"overall":[18,43],"Design":[19],"Technology":[20],"Co-Optimization":[21],"(DTCO)":[22],"is":[23,50,62],"strongly":[24],"guided":[25],"by":[26,37],"the":[27,38,42,46,54,58,75,81,96,138],"reliability":[28,39,48,149],"risk":[29],"of":[30,41,57,110],"single":[32],"transistor":[33,99],"as":[34,36,142,144],"well":[35,143],"performance":[40],"IP/product.":[44],"Although":[45],"IP/Product":[47],"evaluation":[49],"most":[51],"beneficial":[52],"at":[53],"early":[55],"stages":[56],"technology":[59,140],"development,":[60,141],"it":[61],"often":[63],"very":[64],"expensive,":[65],"no":[67],"certain":[68],"model":[70,89,123],"methodology":[71],"exists":[72],"to":[73,121,136],"quantify":[74],"risks.":[76],"In":[77],"this":[78],"work,":[79],"first":[82],"time":[83],"we":[84],"demonstrate":[85,122],"unified":[87],"framework,":[90],"which":[91],"not":[92],"only":[93],"can":[94,103],"predict":[95,105],"traditional":[97],"DC":[98],"aging,":[100],"but":[101],"also":[102],"accurately":[104],"in":[107],"various":[108],"styles":[109],"circuits.":[111],"Various":[112],"Ring-Oscillators":[113],"(RO)":[114],"arbitrary":[116],"conditions":[118],"are":[119],"used":[120],"predictability":[124],"after":[125],"long-term":[126],"approaching":[128],"product":[129],"use":[130],"conditions.":[131],"Such":[132],"consistent":[133],"framework":[134],"helps":[135],"guide":[137],"process":[139],"provides":[145],"high-confidence":[147],"product/IP":[148],"design":[150],"assurance.":[151]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}